USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	015679/0690			Pages:	5
		Recorded:	02/14/2005
Conveyance:	ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).

Total properties: 10

Patent #:	NONE	Issue Dt:		Application #:	10896547	Filing Dt:	07/22/2004
Publication #:	US20040256651	Pub Dt:	12/23/2004
Title:	Extendible process for improved top oxide layer for DRAM array and the gate interconnects while providing self-aligned gate contacts

Patent #:	7265585	Issue Dt:	09/04/2007	Application #:	11012777	Filing Dt:	12/14/2004
Publication #:	US20060125520	Pub Dt:	06/15/2006
Title:	METHOD TO IMPROVE CURRENT AND SLEW RATE RATIO OF OFF-CHIP DRIVERS

Patent #:	7272070	Issue Dt:	09/18/2007	Application #:	11018313	Filing Dt:	12/21/2004
Publication #:	US20060133186	Pub Dt:	06/22/2006
Title:	MEMORY ACCESS USING MULTIPLE ACTIVATED MEMORY CELL ROWS

Patent #:	7547505	Issue Dt:	06/16/2009	Application #:	11038838	Filing Dt:	01/20/2005
Publication #:	US20060160034	Pub Dt:	07/20/2006
Title:	METHODS OF FORMING CAPPING LAYERS ON REFLECTIVE MATERIALS

Patent #:	7094650	Issue Dt:	08/22/2006	Application #:	11039173	Filing Dt:	01/20/2005
Publication #:	US20060160312	Pub Dt:	07/20/2006
Title:	GATE ELECTRODE FOR FINFET DEVICE

Patent #:	NONE	Issue Dt:		Application #:	11039293	Filing Dt:	01/20/2005
Publication #:	US20060157866	Pub Dt:	07/20/2006
Title:	Signal redistribution using bridge layer for multichip module

Patent #:	7248102	Issue Dt:	07/24/2007	Application #:	11039665	Filing Dt:	01/20/2005
Publication #:	US20060164116	Pub Dt:	07/27/2006
Title:	INTERNAL REFERENCE VOLTAGE GENERATION FOR INTEGRATED CIRCUIT TESTING

Patent #:	7401179	Issue Dt:	07/15/2008	Application #:	11040630	Filing Dt:	01/21/2005
Publication #:	US20060168417	Pub Dt:	07/27/2006
Title:	INTEGRATED CIRCUIT INCLUDING A MEMORY HAVING LOW INITIAL LATENCY

Assignor

Exec Dt:

02/11/2005

Assignee

ST.-MARTIN-STR. 53

MUNICH, GERMANY 81669

Correspondence name and address
	HEATHER ROWLAND
	3000 CENTREGREEN WAY
	CARY, NC 27513

Search Results as of: 05/12/2024 01:27 PM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6