|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/1998
|
Application #:
|
08395225
|
Filing Dt:
|
02/27/1995
|
|
Title:
|
CACHE MEMORY HAVING A READ-MODIFY-WRITE OPERATION AND SIMULTANEOUS BURST READ AND WRITE OPERATIONS AND A METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2000
|
Application #:
|
08395228
|
Filing Dt:
|
02/27/1995
|
|
Title:
|
PIEZORESISTIVE SENSOR BRIDGE HAVING OVERLAPPING DIFFUSED REGIONS TO ACCOMODATE MASK MISALIGNMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/1996
|
Application #:
|
08395338
|
Filing Dt:
|
02/28/1995
|
|
Title:
|
CIRCUIT AND METHOD OF BIASING A DRIVE TRANSISTOR TO A DATA BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/1997
|
Application #:
|
08397447
|
Filing Dt:
|
03/02/1995
|
|
Title:
|
METHOD AND APPARATUS OF AN ENHANCED DIGITAL SIGNAL PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/1998
|
Application #:
|
08398222
|
Filing Dt:
|
03/01/1995
|
|
Title:
|
DATA PROCESSING SYSTEM AND METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/1996
|
Application #:
|
08398258
|
Filing Dt:
|
03/03/1995
|
|
Title:
|
SEMICONDUCTOR CRYSTAL GROWTH METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2001
|
Application #:
|
08398831
|
Filing Dt:
|
03/06/1995
|
|
Title:
|
METHOD AND APPARATUS FOR TESTING FINITE STATE MACHINE (FSM) CONFORMANCE UTILIZING UNIQUE INPUT/OUTPUT SEQUENCE (UIO) SETS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/1997
|
Application #:
|
08398838
|
Filing Dt:
|
03/06/1995
|
|
Title:
|
MESFET HAVING A TERMINATION LAYER IN THE CHANNEL LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/1996
|
Application #:
|
08399004
|
Filing Dt:
|
03/06/1995
|
|
Title:
|
LOW POWER LEVEL SHIFT CIRCUIT AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/1997
|
Application #:
|
08399005
|
Filing Dt:
|
03/06/1995
|
|
Title:
|
METHOD AND APPARATUS FOR CONTROLLING A DIGITAL PHASE LOCK LOOP AND WITHIN A CORDLESS TELEPHONE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/1996
|
Application #:
|
08399006
|
Filing Dt:
|
03/06/1995
|
|
Title:
|
METHOD AND APPARATUS FOR CALCULATING A DIVIDER IN A DIGITAL PHASE LOCK LOOP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/1999
|
Application #:
|
08399020
|
Filing Dt:
|
03/06/1995
|
|
Title:
|
METHOD AND APPARATUS FOR CONSTRUCTING TEST SUBSEQUENCE GRAPHS UTILIZING UNIQUE INPUT/OUTPUT SEQUENCE (UIO) SETS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/1996
|
Application #:
|
08399113
|
Filing Dt:
|
03/03/1995
|
|
Title:
|
METHOD AND APPARATUS FOR TESTING A CLOCK STOPPING/STARTING FUNCTION OF A LOW POWER MODE IN A DATA PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/1997
|
Application #:
|
08399809
|
Filing Dt:
|
03/07/1995
|
|
Title:
|
ULTRA-SMALL SEMICONDUCTOR DEVICES HAVING PATTERNED EDGE PLANAR SURFACES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/1996
|
Application #:
|
08400686
|
Filing Dt:
|
03/08/1995
|
|
Title:
|
DIFFERENTIAL HIGH SPEED TRACK AND HOLD AMPLIFIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/1997
|
Application #:
|
08401400
|
Filing Dt:
|
03/08/1995
|
|
Title:
|
A DATA PROCESSOR FOR CONDITIONALLY MODIFYING EXTENSION BITS IN RESPONSE TO DATA PROCESSING INSTRUCTION EXECUTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/1998
|
Application #:
|
08401610
|
Filing Dt:
|
03/09/1995
|
|
Title:
|
INSTRUCTION IN A DATA PROCESSING SYSTEM UTILIZING EXTENSION BITS AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/1996
|
Application #:
|
08401751
|
Filing Dt:
|
03/09/1995
|
|
Title:
|
OVERCURRENT SENSE CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/1996
|
Application #:
|
08402787
|
Filing Dt:
|
03/13/1995
|
|
Title:
|
INTEGRATED CIRCUIT MEMORY HAVING A POWER SUPPLY INDEPENDENT INPUT BUFFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/1997
|
Application #:
|
08403158
|
Filing Dt:
|
03/13/1995
|
|
Title:
|
COMPUTER PROCESSOR UTILIZING LOGARITHMIC CONVERSION AND METHOD OF USE THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/1997
|
Application #:
|
08405056
|
Filing Dt:
|
03/16/1995
|
|
Title:
|
METHOD OF MAKING A SEMICONDUCTOR DEVICE HAVING A LOW PERMITTIVITY DIELECTRIC
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/1997
|
Application #:
|
08405057
|
Filing Dt:
|
03/16/1995
|
|
Title:
|
SINGLE FOLD OPTICAL MAGNIFIER FOR USE IN IMAGE MANIFESTATION APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/1997
|
Application #:
|
08405317
|
Filing Dt:
|
03/16/1995
|
|
Title:
|
INTEGRATED CIRCUIT TESTING BOARD HAVING CONSTRAINED THERMAL EXPANSION CHARACTERISTICS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/1997
|
Application #:
|
08405563
|
Filing Dt:
|
03/16/1995
|
|
Title:
|
METHOD OF PROCESSING A SEMICONDUCTOR CHIP PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/1997
|
Application #:
|
08407121
|
Filing Dt:
|
03/20/1995
|
|
Title:
|
PRECISION CURRENT LIMIT CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/1996
|
Application #:
|
08407787
|
Filing Dt:
|
03/20/1995
|
|
Title:
|
MULTI-CERAMIC LAYER SWITCH CIRCUIT AND METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/1996
|
Application #:
|
08407792
|
Filing Dt:
|
03/20/1995
|
|
Title:
|
SYSTEM AND METHOD FOR EXECUTING A LOW POWER DELAY INSTRUCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/1996
|
Application #:
|
08408045
|
Filing Dt:
|
03/21/1995
|
|
Title:
|
DATA PROCESSING SYSTEM AND METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/1998
|
Application #:
|
08408098
|
Filing Dt:
|
03/21/1995
|
|
Title:
|
DATA PROCESSING SYSTEM AND METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/1997
|
Application #:
|
08408654
|
Filing Dt:
|
03/21/1995
|
|
Title:
|
METHOD OF MAKING AN INSULATED GATE SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/1997
|
Application #:
|
08408657
|
Filing Dt:
|
03/21/1995
|
|
Title:
|
INSULATED GATE SEMICONDUCTOR DEVICE HAVING A CAVITY UNDER A PORTION OF A GATE STRUCTURE AND METHOD OF MANUFACTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/1997
|
Application #:
|
08409130
|
Filing Dt:
|
03/23/1995
|
|
Title:
|
A METHOD OF FORMING A PACKAGE ASSEMBLY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/1998
|
Application #:
|
08409761
|
Filing Dt:
|
03/22/1995
|
|
Title:
|
A SATURATION INSTRUCTION IN A DATA PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/1995
|
Application #:
|
08409917
|
Filing Dt:
|
03/24/1995
|
|
Title:
|
MODE DEPENDENT SERIAL TRANSMISSION OF DIGITAL AUDIO INFORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/1996
|
Application #:
|
08410649
|
Filing Dt:
|
03/24/1995
|
|
Title:
|
METHOD FOR DESCRIBING MEASURED RESULTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/1996
|
Application #:
|
08411194
|
Filing Dt:
|
03/27/1995
|
|
Title:
|
INTEGRATED CIRCUIT CAPACITOR HAVING A CONDUCTIVE TRENCH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/1998
|
Application #:
|
08411355
|
Filing Dt:
|
03/27/1995
|
|
Title:
|
STRUCTURE HAVING FLIP-CHIP CONNECTED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/1999
|
Application #:
|
08413021
|
Filing Dt:
|
03/29/1995
|
|
Title:
|
PROCESS FOR FORMING A SEMICONDUCTOR DEVICE WITH AN ANTIREFLECTIVE LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/1997
|
Application #:
|
08413319
|
Filing Dt:
|
03/30/1995
|
|
Title:
|
SILICON CARBIDE MOSFET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/1999
|
Application #:
|
08414466
|
Filing Dt:
|
03/31/1995
|
|
Title:
|
METHOD AND APPARATUS FOR SELECTIVELY CONTROLLING INTERRUPT LATENCY IN A DATA PROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/1997
|
Application #:
|
08414473
|
Filing Dt:
|
03/31/1995
|
|
Title:
|
METHOD AND APPARATUS FOR DISTRIBUTING BUS LOADING IN A DATA PROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/1998
|
Application #:
|
08414817
|
Filing Dt:
|
03/31/1995
|
|
Title:
|
CIRCUIT AND METHOD FOR REPRESENTING FUZZY RULE WEIGHTS DURING A FUZZY LOGIC OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/1997
|
Application #:
|
08415287
|
Filing Dt:
|
04/03/1995
|
|
Title:
|
ELECTRONIC SENSOR ASSEMBLY HAVING METAL INTERCONNECTIONS ISOLATED FROM ADVERSE MEDIA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/1997
|
Application #:
|
08415889
|
Filing Dt:
|
04/03/1995
|
|
Title:
|
CIRCUIT AND METHOD OF REVERSE VOLTAGE PROTECTION USING A LATERAL TRANSISTOR HAVING A COLLECTOR RING SURROUNDING ITS BASE REGION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/1999
|
Application #:
|
08415900
|
Filing Dt:
|
04/03/1995
|
|
Title:
|
MEDIA COMPATIBLE MICROSENSOR STRUCTURE AND METHODS OF MANUFACTURING AND USING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/1997
|
Application #:
|
08415915
|
Filing Dt:
|
04/03/1995
|
|
Title:
|
AMPLITUDE ADJUST CIRCUIT AND METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/1996
|
Application #:
|
08415972
|
Filing Dt:
|
04/03/1995
|
|
Title:
|
METHOD OF FORMING AN ELECTRICAL INTERCONNECT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/1998
|
Application #:
|
08416121
|
Filing Dt:
|
04/03/1995
|
|
Title:
|
SEMICONDUCTOR WAFER CONTACT SYSTEM AND METHOD FOR CONTACTING A SEMICONDUCTOR WAFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/1997
|
Application #:
|
08416124
|
Filing Dt:
|
04/03/1995
|
|
Title:
|
METHOD FOR FORMING SELF-ALIGNED SILICIDE IN A SEMICONDUCTOR DEVICE USING VAPOR PHASE REACTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/1996
|
Application #:
|
08416236
|
Filing Dt:
|
04/04/1995
|
|
Title:
|
METHOD FOR MAKING A SEMICONDUCTOR DEVICE WITH DIAMOND HEAT DISSIPATION LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/1998
|
Application #:
|
08416243
|
Filing Dt:
|
04/04/1995
|
|
Title:
|
METHOD FOR FORMING A TRENCH ISOLATION STRUCTURE IN AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/1997
|
Application #:
|
08417155
|
Filing Dt:
|
04/04/1995
|
|
Title:
|
DELAY LOCKED LOOP FOR DETECTING THE PHASE DIFFERENCE OF TWO SIGNALS HAVING DIFFERENT FREQUENCIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/1997
|
Application #:
|
08417524
|
Filing Dt:
|
04/06/1995
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING FIELD ISOLATION AND A PROCESS FOR FORMING THE DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2002
|
Application #:
|
08417537
|
Filing Dt:
|
04/06/1995
|
|
Title:
|
SPLIT-GATE VERTICALLY ORIENTED EEPROM DEVICE AND PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/1998
|
Application #:
|
08418048
|
Filing Dt:
|
04/07/1995
|
|
Title:
|
TRANSMITTER/RECEIVER INTERFACE APPARATUS AND METHOD FOR A BI-DIRECTIONAL TRANSMISSION PATH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/1997
|
Application #:
|
08418049
|
Filing Dt:
|
04/07/1995
|
|
Title:
|
DATA PROCESSOR WITH BRANCH TARGET ADDRESS CACHE AND SUBROUTINE RETURN ADDRESS CACHE AND METHOD OF OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/1997
|
Application #:
|
08418346
|
Filing Dt:
|
04/07/1995
|
|
Title:
|
METHOD AND APPARATUS FOR A DIGITAL SIGNAL PROCESSOR HAVING A MULTIPLIERLESS COMPUTATION BLOCK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/1997
|
Application #:
|
08418348
|
Filing Dt:
|
04/07/1995
|
|
Title:
|
INTEGRATED CIRCUIT DATA PROCESSOR WITH SELECTABLE ROUTING OF DATA ACCESSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/1997
|
Application #:
|
08418355
|
Filing Dt:
|
04/07/1995
|
|
Title:
|
METHOD AND APPARATUS FOR A MULTIPLY AND ACCUMULATE CIRCUIT HAVING A DYNAMIC SATURATION RANGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/1997
|
Application #:
|
08419300
|
Filing Dt:
|
04/10/1995
|
|
Title:
|
TELEPHONE LINE INTERFACE CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/1996
|
Application #:
|
08419500
|
Filing Dt:
|
04/10/1995
|
|
Title:
|
BIAS CIRCUIT FOR DEPLETION MODE FIELD EFFECT TRANSISTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/1997
|
Application #:
|
08419888
|
Filing Dt:
|
04/11/1995
|
|
Title:
|
TELEPHONE LINE INTERFACE CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/1996
|
Application #:
|
08421721
|
Filing Dt:
|
04/13/1995
|
|
Title:
|
CIRCUIT AND METHOD FOR REDUCING VOLTAGE ERROR WHEN CHARGING AND DISCHARGING A VARIABLE CAPACITOR THROUGH A SWITCH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/1998
|
Application #:
|
08422469
|
Filing Dt:
|
04/17/1995
|
|
Title:
|
NEURAL NETWORK AND METHOD OF USING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/1996
|
Application #:
|
08422474
|
Filing Dt:
|
04/17/1995
|
|
Title:
|
METHOD OF OPERATING A NEURAL NETWORK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/1998
|
Application #:
|
08422478
|
Filing Dt:
|
04/17/1995
|
|
Title:
|
NEURAL NETWORK AND METHOD OF USING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/1996
|
Application #:
|
08423068
|
Filing Dt:
|
04/17/1995
|
|
Title:
|
ELECTRICALLY PROGRAMMABLE READ-ONLY MEMORY ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/1996
|
Application #:
|
08423614
|
Filing Dt:
|
04/17/1995
|
|
Title:
|
METHOD OF ADJUSTING A THRESHOLD VOLTAGE FOR A SEMICONDUCTOR DEVICE FABRICATED ON A SEMICONDUCTOR ON INSULATOR SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/1996
|
Application #:
|
08424990
|
Filing Dt:
|
04/19/1995
|
|
Title:
|
DATA PROCESSING SYSTEM AND METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/1996
|
Application #:
|
08425733
|
Filing Dt:
|
04/20/1995
|
|
Title:
|
ELEVATED-GATE FIELD EFFECT TRANSISTOR STRUCTURE AND FABRICATION METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/1998
|
Application #:
|
08425961
|
Filing Dt:
|
04/18/1995
|
|
Title:
|
METHOD AND APPARATUS FOR PERFORMING A VECTOR SKIP INSTRUCTION IN A DATA PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/1997
|
Application #:
|
08426211
|
Filing Dt:
|
04/21/1995
|
|
Title:
|
METHOD AND APPARATUS FOR DESIGNING AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/1998
|
Application #:
|
08426862
|
Filing Dt:
|
04/24/1995
|
|
Title:
|
APPARATUS FOR DYNAMICALLY READING/WRITING MULTIPLE OBJECT FILE FORMATS THROUGH USE OF OBJECT CODE READER/WRITERS INERFACING WITH GENERALIZED OBJECT FILE FORMAT INTERFACE AND APPLICATIONS PROGRAMMERS INTERFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/1996
|
Application #:
|
08426995
|
Filing Dt:
|
04/24/1995
|
|
Title:
|
ADDRESS COMPARISON IN AN INTEGRATED CIRCUIT MEMORY HAVING SHARED READ GLOBAL DATA LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/1996
|
Application #:
|
08427389
|
Filing Dt:
|
04/24/1995
|
|
Title:
|
CHEMICAL PROBE FIELD EFFECT TRANSISTOR FOR MEASURING THE SURFACE POTENTIAL OF A GATE ELECTRODE IN RESPONSE TO CHEMICAL EXPOSURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/1996
|
Application #:
|
08429439
|
Filing Dt:
|
04/27/1995
|
|
Title:
|
DATA PROCESSOR WITH PROGRAMMABLE LEVELS OF SPECULATIVE INSTRUCTION FETCHING AND METHOD OF OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/1996
|
Application #:
|
08430105
|
Filing Dt:
|
04/27/1995
|
|
Title:
|
STRUCTURE AND METHOD FOR METALLIZATION OF SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/1996
|
Application #:
|
08430667
|
Filing Dt:
|
04/28/1995
|
|
Title:
|
A BICMOS DEVICE HAVING A BIPOLAR TRANSISTOR AND A MOS TRIGGERING TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/1997
|
Application #:
|
08430668
|
Filing Dt:
|
04/28/1995
|
|
Title:
|
METHOD AND APPARATUS FOR INTERLEAVE/DE-INTERLEAVE ADDRESSING IN DATA COMMUNICATION CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/1996
|
Application #:
|
08430680
|
Filing Dt:
|
04/28/1995
|
|
Title:
|
PROCESS FOR FORMING A CAPACITOR HAVING A METAL-OXIDE DIELECTRIC
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/1996
|
Application #:
|
08430999
|
Filing Dt:
|
04/28/1995
|
|
Title:
|
CIRCUIT AND METHOD FOR REDUCING VOLTAGE ERROR WHEN CHARGING AND DISCHARGING A CAPACITOR THROUGH A TRANSMISSION GATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/1996
|
Application #:
|
08431217
|
Filing Dt:
|
04/28/1995
|
|
Title:
|
EDGE DIE BOND SEMICONDUCTOR PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/1998
|
Application #:
|
08431865
|
Filing Dt:
|
05/01/1995
|
|
Title:
|
METHOD OF FABRICATING MULTI-CHIP PACKAGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/1998
|
Application #:
|
08431943
|
Filing Dt:
|
05/01/1995
|
|
Title:
|
METHOD AND APPARATUS FOR PERFORMING ATOMIC ACCESSES IN A DATA PROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/1996
|
Application #:
|
08431948
|
Filing Dt:
|
05/01/1995
|
|
Title:
|
MONOLITHIC HIGH FREQUENCY INTEGRATED CIRCUIT STRUCTURE HAVING A GROUNDED SOURCE CONFIGURATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/1997
|
Application #:
|
08431994
|
Filing Dt:
|
05/01/1995
|
|
Title:
|
METHOD OF MAKING AN OPTOELECTRONIC DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/1996
|
Application #:
|
08432356
|
Filing Dt:
|
05/01/1995
|
|
Title:
|
METHOD FOR INSPECTING A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/1998
|
Application #:
|
08432556
|
Filing Dt:
|
05/01/1995
|
|
Title:
|
LASER ASSISTED PLASMA CHEMICAL ETCHING APPARATUS AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/1997
|
Application #:
|
08433880
|
Filing Dt:
|
05/02/1995
|
|
Title:
|
FERRO-ELECTRIC MEMORY ARRAY ARCHITECTURE AND METHOD FOR FORMING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/1997
|
Application #:
|
08434867
|
Filing Dt:
|
05/04/1995
|
|
Title:
|
HETEROSTRUCTURE FIELD EFFECT DEVICE HAVING REFRACTORY OHMIC CONTACT DIRECTLY ON CHANNEL LAYER AND METHOD FOR MAKING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/1997
|
Application #:
|
08435105
|
Filing Dt:
|
05/04/1995
|
|
Title:
|
CIRCUIT FOR PERFORMING ARITHMETIC OPERATIONS IN A DEMODULATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/1996
|
Application #:
|
08435107
|
Filing Dt:
|
05/04/1995
|
|
Title:
|
SEMICONDUCTOR DEVICE WITH IMPROVED ELECTROMIGRATION RESISTANCE AND METHOD FOR MAKING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/1997
|
Application #:
|
08435602
|
Filing Dt:
|
05/05/1995
|
|
Title:
|
CURRENT SWITCHING CIRCUIT HAVING REDUCED CURRENT NOISE OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/1996
|
Application #:
|
08436055
|
Filing Dt:
|
05/05/1995
|
|
Title:
|
THERMOPLASTIC INTERCONNECT FOR ELECTRONIC DEVICE AND METHOD FOR MAKING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2001
|
Application #:
|
08439209
|
Filing Dt:
|
05/11/1995
|
|
Title:
|
NONVOLATILE MEMORY CIRCUIT AND STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/1996
|
Application #:
|
08440607
|
Filing Dt:
|
05/15/1995
|
|
Title:
|
APPARATUS FOR A LOW VOLTAGE DIFFERENTIAL AMPLIFIER INCORPORATING SWITCHED CAPACITORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/1998
|
Application #:
|
08440948
|
Filing Dt:
|
05/15/1995
|
|
Title:
|
DATA PROCESSING SYSTEM HAVING A MULTI-FUNCTION INPUT/OUTPUT PORT WITH INDIVIDUAL PULL-UP AND PULL-DOWN CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/1999
|
Application #:
|
08440960
|
Filing Dt:
|
05/15/1995
|
|
Title:
|
DATA PROCESSING SYSTEM HAVING DISPLAY CONTROLLER WITH BURSTING DIRECT MEMORY ACCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2000
|
Application #:
|
08442742
|
Filing Dt:
|
05/17/1995
|
|
Title:
|
MIXED SIGNAL PROCESSING SYSTEM AND METHOD FOR POWERING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/1996
|
Application #:
|
08442913
|
Filing Dt:
|
05/17/1995
|
|
Title:
|
DATA PROCESSOR WITH RENAME BUFFER AND FIFO BUFFER FOR IN-ORDER INSTRUCTION COMPLETION
|
|
