|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/1999
|
Application #:
|
08911239
|
Filing Dt:
|
08/15/1997
|
|
Title:
|
REFERENCE CIRCUIT AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/1999
|
Application #:
|
08912221
|
Filing Dt:
|
08/15/1997
|
|
Title:
|
LATERAL GATE, VERTICAL DRIFT REGION TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2000
|
Application #:
|
08912243
|
Filing Dt:
|
08/15/1997
|
|
Title:
|
METHOD FOR DIGITAL SIGNAL PROCESSING, DSP, MOBILE COMMUNICATION AND AUDIO-DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/1998
|
Application #:
|
08912601
|
Filing Dt:
|
08/18/1997
|
|
Title:
|
METHODS OF DESIGNING A RETICLE AND FORMING A SEMICONDUCTOR DEVICE THEREWITH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1999
|
Application #:
|
08912726
|
Filing Dt:
|
08/18/1997
|
|
Title:
|
METHOD AND APPARATUS FOR PROCESSING A SEMICONDUCTOR WAFER ON A ROBOTIC TRACK HAVING ACCESS TO IN SITU WAFER BACKSIDE PARTICLE DETECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2000
|
Application #:
|
08914035
|
Filing Dt:
|
07/18/1997
|
|
Title:
|
A METHOD FOR GROWING AN EPITAXIAL LAYER OF MATERIAL USING A HIGH TEMPERATURE INITIAL GROWTH PHASE AND A LOW TEMPERATURE BULK GROWTH PHASE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/1999
|
Application #:
|
08916297
|
Filing Dt:
|
08/22/1997
|
|
Title:
|
PROCESS FOR FORMING A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2000
|
Application #:
|
08916714
|
Filing Dt:
|
08/18/1997
|
|
Title:
|
ELECTRONIC ASSEMBY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/1999
|
Application #:
|
08916733
|
Filing Dt:
|
08/18/1997
|
|
Title:
|
METHOD AND APPARATUS FOR MANAGING FAILURE OF A SYSTEM CLOCK IN A DATA PROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/1999
|
Application #:
|
08917119
|
Filing Dt:
|
08/25/1997
|
|
Title:
|
FABRICATION METHOD FOR A GATE QUALITY OXIDE-COMPOUND SEMICONDUCTOR STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/1999
|
Application #:
|
08917121
|
Filing Dt:
|
08/25/1997
|
|
Title:
|
BALL GRID DEVICE WITH OPTICALLY TRANSMISSIVE COATING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/1999
|
Application #:
|
08917122
|
Filing Dt:
|
08/25/1997
|
|
Title:
|
METHOD OF FORMING A SILICON NITRIDE LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/1999
|
Application #:
|
08917265
|
Filing Dt:
|
08/25/1997
|
|
Title:
|
METHOD FOR TESTING A BUMPED SEMICONDUCTOR DIE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2000
|
Application #:
|
08917306
|
Filing Dt:
|
08/25/1997
|
|
Title:
|
DIGITAL OUTPUT BUFFER FOR MULTIPLE VOLTAGE SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2001
|
Application #:
|
08917982
|
Filing Dt:
|
08/27/1997
|
|
Title:
|
METHOD FOR ETCHING A DIELECTRIC LAYER OVER A SEMICONDUCTOR SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/1999
|
Application #:
|
08919406
|
Filing Dt:
|
08/28/1997
|
|
Title:
|
PROCESS FOR FORMING A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/1998
|
Application #:
|
08920656
|
Filing Dt:
|
08/29/1997
|
|
Title:
|
METHOD OF FORMING A SEMICONDUCTOR DEVICE BY DUV RESIST PATTERNING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/1999
|
Application #:
|
08920658
|
Filing Dt:
|
08/29/1997
|
|
Title:
|
TIRE PRESSURE MONITORING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2000
|
Application #:
|
08920840
|
Filing Dt:
|
08/29/1997
|
|
Title:
|
ELECTRONIC COMPONENT ENCAPSULATED IN A GLASS TUBE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2000
|
Application #:
|
08921131
|
Filing Dt:
|
08/29/1997
|
|
Title:
|
METHOD OF CHEMICAL MECHANICAL PLANARIZATION USING A WATER RINSE TO PREVENT PARTICLE CONTAMINATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/1999
|
Application #:
|
08921293
|
Filing Dt:
|
08/29/1997
|
|
Title:
|
METHOD OF FORMING A SEMICONDUCTOR DEVICE HAVING DUAL INLAID STUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2002
|
Application #:
|
08921965
|
Filing Dt:
|
09/02/1997
|
|
Title:
|
COLOR BALANCING CIRCUIT AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2000
|
Application #:
|
08924117
|
Filing Dt:
|
09/05/1997
|
|
Title:
|
METHOD AND APPARATUS FOR PROVIDING OPERAND FEED FORWARD SUPPORT IN A DATA PROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/1999
|
Application #:
|
08924137
|
Filing Dt:
|
09/05/1997
|
|
Title:
|
METHOD AND APPARATUS FOR INTERFACING A PROCESSOR TO A COPROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/1999
|
Application #:
|
08924508
|
Filing Dt:
|
09/05/1997
|
|
Title:
|
METHOD AND APPARATUS FOR INTERFACING A PROCESSOR TO A COPROCESSOR FOR COMMUNICATING REGISTER WRITE INFORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2003
|
Application #:
|
08924518
|
Filing Dt:
|
09/05/1997
|
|
Title:
|
METHOD AND APPARATUS FOR INTERFACING A PORCESSOR TO A COPROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/1999
|
Application #:
|
08924862
|
Filing Dt:
|
09/05/1997
|
|
Title:
|
ENCAPSULATION MEANS AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/1999
|
Application #:
|
08924913
|
Filing Dt:
|
09/08/1997
|
|
Title:
|
METHOD AND DATA PROCESSING SYSTEM FOR DYNAMICALLY ACCESSING BOTH BIG-ENDIAN AND LITTLE-ENDIAN STORAGE SCHEMES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/1999
|
Application #:
|
08925157
|
Filing Dt:
|
09/08/1997
|
|
Title:
|
SURFACE MOUNTABLE FLEXIBLE INTERCONNECT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/1999
|
Application #:
|
08925161
|
Filing Dt:
|
09/08/1997
|
|
Title:
|
CIRCUIT COMPENSATING NONLINEARITIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1999
|
Application #:
|
08925248
|
Filing Dt:
|
09/08/1997
|
|
Title:
|
TEST STRUCTURE FOR ENABLING BURN-IN TESTING ON AN ENTIRE SEMICONDUCTOR WAFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/1999
|
Application #:
|
08926002
|
Filing Dt:
|
09/09/1997
|
|
Title:
|
CIRCUIT WITH HOT ELECTRON PROTECTION AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2000
|
Application #:
|
08926078
|
Filing Dt:
|
09/02/1997
|
|
Title:
|
TRANSISTOR WITH STABILIZING GATE ELECTRODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2000
|
Application #:
|
08926319
|
Filing Dt:
|
09/05/1997
|
|
Title:
|
SENSING STRUCTURE COMPRISING A MOVABLE MASS AND A SELF-TEST STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/1999
|
Application #:
|
08927131
|
Filing Dt:
|
09/02/1997
|
|
Title:
|
METHOD AND SYSTEM FOR REDUCING POWER CONSUMPTION OF A NON-BLOCKING CACHE WITHIN A DATA PROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/1999
|
Application #:
|
08927150
|
Filing Dt:
|
09/03/1997
|
|
Title:
|
TEMPERATURE COEFFICIENT OF OFFSET ADJUSTED SEMICONDUCTOR DEVICE AND METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/1999
|
Application #:
|
08927524
|
Filing Dt:
|
09/11/1997
|
|
Title:
|
DATA PROCESSING SYSTEM HAVING A TRACE MECHANISM AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/1999
|
Application #:
|
08929123
|
Filing Dt:
|
09/03/1997
|
|
Title:
|
VARIABLE CAPACITOR AND METHOD FOR FABRICATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2000
|
Application #:
|
08929125
|
Filing Dt:
|
09/03/1997
|
|
Title:
|
SENSING CIRCUIT FOR CAPTURING A PIXEL SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2001
|
Application #:
|
08929128
|
Filing Dt:
|
09/03/1997
|
|
Title:
|
MEMORY CONTROLLER AND METHOD FOR GENERATING COMMANDS TO A MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/1998
|
Application #:
|
08929232
|
Filing Dt:
|
09/03/1997
|
|
Title:
|
MATERIAL TRANSFER APPARATUS AND METHOD OF USING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2000
|
Application #:
|
08929686
|
Filing Dt:
|
09/15/1997
|
|
Title:
|
ETCHING APPARATUS AND METHOD OF ETCHING A SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1999
|
Application #:
|
08930294
|
Filing Dt:
|
04/03/1998
|
|
Title:
|
CONTROL CIRCUIT FOR CONTROLLING POWER SUPPLIED TO AN IGNITER ELEMENT AND IGNITER SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2000
|
Application #:
|
08931982
|
Filing Dt:
|
09/17/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1999
|
Application #:
|
08932398
|
Filing Dt:
|
09/17/1997
|
|
Title:
|
COMBINED TRENCH ISOLATION AND INLAID PROCESS FOR INTEGRATED CIRCUIT FORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2001
|
Application #:
|
08932400
|
Filing Dt:
|
09/17/1997
|
|
Title:
|
FERROMAGNETIC GMR MATERIAL AND METHOD OF FORMING AND USING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/1999
|
Application #:
|
08934797
|
Filing Dt:
|
09/22/1997
|
|
Title:
|
METHOD OF MANUFACTURING A SEMICONDUCTOR COMPONENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2000
|
Application #:
|
08935572
|
Filing Dt:
|
09/23/1997
|
|
Title:
|
METHOD AND APPARATUS FOR TESTING A CIRCUIT MODULE CONCURRENTLY WITH A NON-VOLATILE MEMORY OPERATION IN A MULTI-MODULE DATA PROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/1998
|
Application #:
|
08935976
|
Filing Dt:
|
09/23/1997
|
|
Title:
|
METHOD OF ASSEMBLING A SEMICONDUCTOR DEVICE USING A MAGNET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2000
|
Application #:
|
08936371
|
Filing Dt:
|
09/24/1997
|
|
Title:
|
METHOD AND APPARATUS FOR DISTINGUISHING REGISTER READS FROM MEMORY READS IN A FLASH MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/1998
|
Application #:
|
08936373
|
Filing Dt:
|
09/24/1997
|
|
Title:
|
METHOD AND APPARTUS FOR SUSPENDING A PROGRAM/ERASE OPERATION IN A FLASH MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2000
|
Application #:
|
08937451
|
Filing Dt:
|
09/25/1997
|
|
Title:
|
DATA PROCESSING SYSTEM WITH MEMORY PATCHING AND METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2000
|
Application #:
|
08937759
|
Filing Dt:
|
09/25/1997
|
|
Title:
|
METHOD AND APPARATUS FOR CONFIGURING A COMMUNICATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2000
|
Application #:
|
08939284
|
Filing Dt:
|
09/29/1997
|
|
Title:
|
SEGMENTED BUS ARCHITECTURE (SBA) FOR ELECTROSTATIC DISCHARGE (ESD) PROTECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/1999
|
Application #:
|
08939397
|
Filing Dt:
|
09/29/1997
|
|
Title:
|
METHOD OF BUILDING AN EPROM CELL WITHOUT DRAIN DISTRUB AND REDUCED SELECT GATE RESISTANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/1999
|
Application #:
|
08939497
|
Filing Dt:
|
09/29/1997
|
|
Title:
|
METHOD AND SYSTEM FOR PERFORMING A CONVOLUTION OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/1999
|
Application #:
|
08939637
|
Filing Dt:
|
09/29/1997
|
|
Title:
|
CIRCUIT FOR ELECTROSTATIC DISCHARGE (ESD) PROTECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/1999
|
Application #:
|
08939641
|
Filing Dt:
|
09/29/1997
|
|
Title:
|
SEMICONDUCTOR DIE BUMPING METHOD UTILIZING VACUUM STENCIL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/1999
|
Application #:
|
08939764
|
Filing Dt:
|
09/29/1997
|
|
Title:
|
CIRCUIT FOR ELECTROSTATIC DISCHARGE (ESD) PROTECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/1999
|
Application #:
|
08940097
|
Filing Dt:
|
09/29/1997
|
|
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE WITH REDUCED CHARGE TRAPPING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1999
|
Application #:
|
08940605
|
Filing Dt:
|
09/30/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING MULTIPLE OVERLAPPING ROWS OF BOND PADS WITH CONDUCTIVE INTERCONNECTS AND METHOD OF PAD PLACEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2000
|
Application #:
|
08942740
|
Filing Dt:
|
10/02/1997
|
|
Title:
|
INTEGRATED CIRCUIT HAVING BUFFERING CIRCUITRY WITH SLEW RATE CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2000
|
Application #:
|
08942892
|
Filing Dt:
|
10/02/1997
|
|
Title:
|
"LOW NOISE PREAMPLIFIER"
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2000
|
Application #:
|
08943018
|
Filing Dt:
|
10/02/1997
|
|
Title:
|
TWO STEP WIRE BOND PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2000
|
Application #:
|
08943020
|
Filing Dt:
|
10/02/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE PACKAGE AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2000
|
Application #:
|
08943325
|
Filing Dt:
|
10/03/1997
|
|
Title:
|
OVERVOLTAGE PROTECTION DEVICE AND METHOD FOR INCREASING SHUNT CURRENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/1999
|
Application #:
|
08943442
|
Filing Dt:
|
10/03/1997
|
|
Title:
|
CIRCUIT AND METHOD FOR CALIBRATING A DIGITAL-TO-ANALOG CONVERTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/1999
|
Application #:
|
08944609
|
Filing Dt:
|
10/06/1997
|
|
Title:
|
APPARATUS AND METHOD FOR DATA PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/1999
|
Application #:
|
08944639
|
Filing Dt:
|
10/06/1997
|
|
Title:
|
ANALOG-TO-DIGITAL CONVERTER USING DITHER AND METHOD FOR CONVERTING ANALOG SIGNALS TO DIGITAL SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2000
|
Application #:
|
08944655
|
Filing Dt:
|
10/06/1997
|
|
Title:
|
DATA PROCESSING SYSTEM FOR CONTROLLING EXECUTION OF A DEBUG FUNCTION AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2000
|
Application #:
|
08944699
|
Filing Dt:
|
10/06/1997
|
|
Title:
|
CONVOLUTIONAL INTERLEAVING/DE-INTERLEAVING METHOD USING POINTER INCREMENTING ACROSS PREDETERMINED DISTANCES AND APPARATUS FOR DATA TRANSMISSION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/1999
|
Application #:
|
08944777
|
Filing Dt:
|
10/06/1997
|
|
Title:
|
UNBUFFERED LATCH RESISTANT TO BACK-WRITING AND METHOD OF OPERATION THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/1999
|
Application #:
|
08946148
|
Filing Dt:
|
10/07/1997
|
|
Title:
|
METHOD AND APPARATUS FOR SELECTING A REGISTER BANK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/1999
|
Application #:
|
08949356
|
Filing Dt:
|
10/14/1997
|
|
Title:
|
DATA ALLOCATION INTO MULTIPLE MEMORIES FOR CONCURRENT ACCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2000
|
Application #:
|
08949517
|
Filing Dt:
|
10/14/1997
|
|
Title:
|
VIDEO OVERLAY CIRCUIT AND METHOD FOR OVERLAYING A VIDEO SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/1998
|
Application #:
|
08949605
|
Filing Dt:
|
10/14/1997
|
|
Title:
|
GMR DEVICE HAVING A SENSE AMPLIFIER PROTECTED BY A CIRCUIT FOR DISSIPATING ELECTRIC CHARGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/1999
|
Application #:
|
08949825
|
Filing Dt:
|
10/14/1997
|
|
Title:
|
PROCESS FOR FORMING FIELD ISOLATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/1998
|
Application #:
|
08950605
|
Filing Dt:
|
10/15/1997
|
|
Title:
|
METHOD FOR COATING A SUBSTRATE WITH A COATING SOLUTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/1999
|
Application #:
|
08953027
|
Filing Dt:
|
10/16/1997
|
|
Title:
|
MULTILAYER CERAMIC PACKAGE WITH FLOATING ELEMENT TO COUPLE TRANSMISSION LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2001
|
Application #:
|
08954130
|
Filing Dt:
|
10/20/1997
|
|
Title:
|
APPARATUS USING A MULTIPLE INSTRUCTION REGISTER LOGARITHM BASED PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2000
|
Application #:
|
08954149
|
Filing Dt:
|
10/20/1997
|
|
Title:
|
METHOD FOR FORMING A CONDUCTIVE STRUCTURE HAVING A COMPOSITE OR AMORPHOUS BARRIER LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1999
|
Application #:
|
08954160
|
Filing Dt:
|
10/20/1997
|
|
Title:
|
LITHOGRAPHIC PROXIMITY CORRECTION THROUGH SUBSET FEATURE MODIFICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/1999
|
Application #:
|
08954190
|
Filing Dt:
|
10/20/1997
|
|
Title:
|
CHEMICAL MECHANICAL POLISHING (CMP) SLURRY FOR COPPER AND METHOD OF USE IN INTEGRATED CIRCUIT MANUFACTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/1999
|
Application #:
|
08954191
|
Filing Dt:
|
10/20/1997
|
|
Title:
|
CHEMICAL MECHANICAL POLISHING (CMP) SLURRY FOR POLISHING COPPER INTERCONNECTS WHICH USE TANTALUM-BASED BARRIER LAYERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2000
|
Application #:
|
08954241
|
Filing Dt:
|
10/20/1997
|
|
Title:
|
UNIVERSAL TRANSPORT APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1999
|
Application #:
|
08954265
|
Filing Dt:
|
10/20/1997
|
|
Title:
|
METHOD AND SYSTEM FOR EFFICIENT MESSAGE VALIDATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/1999
|
Application #:
|
08954386
|
Filing Dt:
|
10/20/1997
|
|
Title:
|
READ ONLY MEMORY ARRAY AND A METHOD OF MANUFACTURING THE ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/1999
|
Application #:
|
08956622
|
Filing Dt:
|
09/29/1997
|
|
Title:
|
METHOD FOR MAKING A FERROELECTRIC SEMICONDUCTOR DEVICE AND A LAYERED STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1999
|
Application #:
|
08956966
|
Filing Dt:
|
10/23/1997
|
|
Title:
|
SYSTEM AND METHOD FOR RECOVERING A MICROPROCESSOR FROM A LOCKED BUS STATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/1998
|
Application #:
|
08958645
|
Filing Dt:
|
10/27/1997
|
|
Title:
|
A CIRCUIT AND METHOD FOR RETAINING DATA IN DRAM IN A PORTABLE ELECTRONIC DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/1998
|
Application #:
|
08958646
|
Filing Dt:
|
10/27/1997
|
|
Title:
|
METHOD AND CIRCUIT FOR CONTROLLING A PRECHARGE CYCLE OF A MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/1999
|
Application #:
|
08958738
|
Filing Dt:
|
10/27/1997
|
|
Title:
|
METHOD FOR CANCELING PARTIAL LINE FETCH FOR CACHE WHEN NEW DATA IS REQUESTED DURING CURRENT FETCH AND INVALIDATING PORTION OF PREVIOUSLY FETCHED DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2000
|
Application #:
|
08959310
|
Filing Dt:
|
10/28/1997
|
|
Title:
|
METHOD FOR THE MANUFACTURE OF ELECTRONIC COMPONENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2000
|
Application #:
|
08959554
|
Filing Dt:
|
10/28/1997
|
|
Title:
|
METHOD FOR MAKING A FERROELECTRIC DEVICE HAVING A TANTALUM NITRIDE BARRIER LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/1999
|
Application #:
|
08962008
|
Filing Dt:
|
10/31/1997
|
|
Title:
|
METHOD FOR BUMPING AND PACKAGING SEMICONDUCTOR DIE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/1999
|
Application #:
|
08963212
|
Filing Dt:
|
11/03/1997
|
|
Title:
|
NON-VOLATILE MEMORY CELL AND METHOD OF PROGRAMMING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/1999
|
Application #:
|
08963321
|
Filing Dt:
|
11/03/1997
|
|
Title:
|
METHOD AND APPARATUS FOR AFFECTING SUBSEQUENT INSTRUCTION PROCESSING IN A DATA PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/1999
|
Application #:
|
08963325
|
Filing Dt:
|
11/03/1997
|
|
Title:
|
METHOD OF FORMING A SEMICONDUCTOR DEVICE UTILIZING SCALPEL MASK, AND MASK THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/1999
|
Application #:
|
08963436
|
Filing Dt:
|
11/03/1997
|
|
Title:
|
PROCESS FOR FORMING A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2000
|
Application #:
|
08963438
|
Filing Dt:
|
11/03/1997
|
|
Title:
|
METHOD OF CHEMICAL MECHANICAL PLANARIZATION USING COPPER COORDINATING LIGANDS
|
|
