Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 015876/0176 | |
| Pages: | 4 |
| | Recorded: | 10/08/2004 | | |
| Attorney Dkt #: | 247558US2RD/HSE |
| Conveyance: | RECORD TO CORRECT THE SERIAL NUMBER AND THE FILING DATE ON AN ASSIGNMENT PREVIOUSLY RECORDED ON REEL 015200 FRAME 0972. |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2009
|
Application #:
|
10754571
|
Filing Dt:
|
01/12/2004
|
|
Publication #:
|
|
Pub Dt:
|
07/22/2004
| | | | |
|
Title:
|
DATA ACCESS CONTROL METHOD FOR TAMPER RESISTANT MICROPROCESSOR USING CACHE MEMORY
|
|
|
Assignee
|
|
|
|
|
| 1-1, SHIBAURA 1-CHOME, MINATO-KU |
| TOKYO, JAPAN |
|
|
Correspondence name and address
|
| |
OBLON, SPIVAK, MCCLELLAND, MAIER & NEUST
|
| |
1940 DUKE STREET
|
| |
ALEXANDRIA, VA 22314
|
Search Results as of:
04/28/2024 11:43 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
