Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 015912/0718 | |
| Pages: | 6 |
| | Recorded: | 03/09/2004 | | |
Conveyance: | CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEES ADDRESS. DOCUMENT PREVIOUSLY RECORDED AT REEL 015034 FRAME 0150. |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2006
|
Application #:
|
10681577
|
Filing Dt:
|
10/07/2003
|
Publication #:
|
|
Pub Dt:
|
07/01/2004
| | | | |
Title:
|
USE OF ANALOG-VALUED FLOATING-GATE TRANSISTORS TO MATCH THE ELECTRICAL CHARACTERISTICS OF INTERLEAVED AND PIPELINED CIRCUITS
|
|
Assignee
|
|
|
501 N. 34TH STREET, SUITE 100 |
SEATTLE, WASHINGTON 98103 |
|
Correspondence name and address
|
|
THELEN REID & PRIEST LLP
|
|
DAVID B. RITCHIE
|
|
P.O. BOX 640640
|
|
SAN JOSE, CA 95164-0640
|
Search Results as of:
04/29/2024 07:40 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|