Total properties:
14
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2005
|
Application #:
|
10244766
|
Filing Dt:
|
09/16/2002
|
Publication #:
|
|
Pub Dt:
|
03/18/2004
| | | | |
Title:
|
TECHNIQUES FOR ELECTRICALLY CHARACTERIZING TUNNEL JUNCTION FILM STACKS WITH LITTLE OR NO PROCESSING
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10718381
|
Filing Dt:
|
11/20/2003
|
Publication #:
|
|
Pub Dt:
|
05/26/2005
| | | | |
Title:
|
Clean chemistry for tungsten/tungsten nitride gates
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2006
|
Application #:
|
10740026
|
Filing Dt:
|
12/18/2003
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
METHODS FOR FORMING VERTICAL GATE TRANSISTORS PROVIDING IMPROVED ISOLATION AND ALIGNMENT OF VERTICAL GATE CONTACTS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10901627
|
Filing Dt:
|
07/28/2004
|
Publication #:
|
|
Pub Dt:
|
02/02/2006
| | | | |
Title:
|
PASSIVATION OF MULTI-LAYER MIRROR FOR EXTREME ULTRAVIOLET LITHOGRAPHY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2009
|
Application #:
|
10929049
|
Filing Dt:
|
08/27/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
LITHOGRAPHY MASK SUBSTRATE LABELING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2007
|
Application #:
|
10946024
|
Filing Dt:
|
09/21/2004
|
Publication #:
|
|
Pub Dt:
|
03/23/2006
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH TEST CIRCUIT DISCONNECTED FROM POWER SUPPLY CONNECTION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10964377
|
Filing Dt:
|
10/13/2004
|
Publication #:
|
|
Pub Dt:
|
04/13/2006
| | | | |
Title:
|
Optical system and method for measuring small dimensions
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2006
|
Application #:
|
10965370
|
Filing Dt:
|
10/14/2004
|
Publication #:
|
|
Pub Dt:
|
04/20/2006
| | | | |
Title:
|
AIR GAPS BETWEEN CONDUCTIVE LINES FOR REDUCED RC DELAY OF INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2008
|
Application #:
|
11054853
|
Filing Dt:
|
02/10/2005
|
Publication #:
|
|
Pub Dt:
|
08/10/2006
| | | | |
Title:
|
INTEGRATED CIRCUIT HAVING A MEMORY INCLUDING A LOW-K DIELECTRIC MATERIAL FOR THERMAL ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2007
|
Application #:
|
11060737
|
Filing Dt:
|
02/18/2005
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
Title:
|
METHOD AND APPARATUS FOR SEMICONDUCTOR TESTING UTILIZING DIES WITH INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2008
|
Application #:
|
11083915
|
Filing Dt:
|
03/18/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
SMART TIME TIRE MONITORING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
11094367
|
Filing Dt:
|
03/30/2005
|
Publication #:
|
|
Pub Dt:
|
10/12/2006
| | | | |
Title:
|
INTEGRATION SCHEME FOR FULLY SILICIDED GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2007
|
Application #:
|
11098181
|
Filing Dt:
|
04/04/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
METHOD FOR FORMING A RESIST FILM ON A SUBSTRATE HAVING NON-UNIFORM TOPOGRAPHY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2007
|
Application #:
|
11098998
|
Filing Dt:
|
04/05/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
TEST MODE FOR DETECTING A FLOATING WORD LINE
|
|