Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 015988/0892 | |
| Pages: | 2 |
| | Recorded: | 11/15/2004 | | |
Attorney Dkt #: | 1341.1233 |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2011
|
Application #:
|
10986912
|
Filing Dt:
|
11/15/2004
|
Publication #:
|
|
Pub Dt:
|
02/02/2006
| | | | |
Title:
|
PROCESSOR DEBUGGING APPARATUS AND PROCESSOR DEBUGGING METHOD
|
|
Assignee
|
|
|
1-1, KAMIKODANAKA 4-CHOME |
NAKAHARA-KU, KAWASAKI-SHI |
KANAGAWA 211-8588, JAPAN |
|
Correspondence name and address
|
|
STASS & HALSEY LLP
|
|
ATTENTION: MARK J. HENRY
|
|
1201 NEW YORK AVENUE, N.W., SUITE 700
|
|
WASHINGTON, DC 20005
|
Search Results as of:
04/29/2024 02:57 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|