|
Total properties:
12
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2008
|
Application #:
|
10912658
|
Filing Dt:
|
08/05/2004
|
|
Publication #:
|
|
Pub Dt:
|
02/09/2006
| | | | |
|
Title:
|
EUV MAGNETIC CONTRAST LITHOGRAPHY MASK AND MANUFACTURE THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2006
|
Application #:
|
10957803
|
Filing Dt:
|
10/04/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/06/2006
| | | | |
|
Title:
|
FLEXIBLE BLENDER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2006
|
Application #:
|
10966776
|
Filing Dt:
|
10/15/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/20/2006
| | | | |
|
Title:
|
COMBINED RECEIVER AND LATCH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2006
|
Application #:
|
10973389
|
Filing Dt:
|
10/27/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/27/2006
| | | | |
|
Title:
|
METHOD AND APPARATUS COMPENSATING FOR FREQUENCY DRIFT IN A DELAY LOCKED LOOP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2006
|
Application #:
|
10981947
|
Filing Dt:
|
11/05/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/11/2006
| | | | |
|
Title:
|
DUTY DISTORTION DETECTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2007
|
Application #:
|
11108179
|
Filing Dt:
|
04/18/2005
|
|
Publication #:
|
|
Pub Dt:
|
10/19/2006
| | | | |
|
Title:
|
REDUNDANCY CIRCUITS FOR SEMICONDUCTOR MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2008
|
Application #:
|
11111140
|
Filing Dt:
|
04/21/2005
|
|
Publication #:
|
|
Pub Dt:
|
10/26/2006
| | | | |
|
Title:
|
CIRCUIT INCLUDING A DESKEW CIRCUIT FOR ASYMMETRICALLY DELAYING RISING AND FALLING EDGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2007
|
Application #:
|
11114566
|
Filing Dt:
|
04/25/2005
|
|
Publication #:
|
|
Pub Dt:
|
10/26/2006
| | | | |
|
Title:
|
CLOSING DISK FOR IMMERSION HEAD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2007
|
Application #:
|
11117855
|
Filing Dt:
|
04/29/2005
|
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
|
Title:
|
SELF-REFRESH CIRCUIT WITH OPTIMIZED POWER CONSUMPTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2007
|
Application #:
|
11118036
|
Filing Dt:
|
04/29/2005
|
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
|
Title:
|
SENSE AMPLIFIER FOR ELIMINATING LEAKAGE CURRENT DUE TO BIT LINE SHORTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2007
|
Application #:
|
11118037
|
Filing Dt:
|
04/29/2005
|
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
|
Title:
|
MEMORY HAVING POWER-UP CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2008
|
Application #:
|
11119320
|
Filing Dt:
|
04/29/2005
|
|
Title:
|
METHOD FOR REDUCING LITHOGRAPHY PATTERN DEFECTS
|
|
