|
Total properties:
10
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10403269
|
Filing Dt:
|
03/31/2003
|
|
Publication #:
|
|
Pub Dt:
|
11/13/2003
| | | | |
|
Title:
|
Etching composition and use thereof with feedback control of HF in BEOL clean
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2006
|
Application #:
|
10748333
|
Filing Dt:
|
12/31/2003
|
|
Publication #:
|
|
Pub Dt:
|
06/30/2005
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR VARIABLE ARRAY ARCHITECTURE FOR MEMORIES
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10982026
|
Filing Dt:
|
11/04/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/04/2006
| | | | |
|
Title:
|
Reference current source for current sense amplifier and programmable resistor configured with magnetic tunnel junction cells
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2007
|
Application #:
|
10988113
|
Filing Dt:
|
11/12/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
|
Title:
|
METHOD OF MAKING FULLY SILICIDED GATE ELECTRODE
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11052706
|
Filing Dt:
|
02/07/2005
|
|
Publication #:
|
|
Pub Dt:
|
08/10/2006
| | | | |
|
Title:
|
ON-LINE RECONFIGURATION AND SYNCHRONIZATION PROTOCOL FOR MULTI-CARRIER DSL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2007
|
Application #:
|
11116456
|
Filing Dt:
|
04/28/2005
|
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
|
Title:
|
METHODS AND APPARATUS FOR IMPLEMENTING STANDBY MODE IN A RANDOM ACCESS MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2007
|
Application #:
|
11118374
|
Filing Dt:
|
05/02/2005
|
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
|
Title:
|
DISTRIBUTION OF SIGNALS THROUGHOUT A SPINE OF AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11120929
|
Filing Dt:
|
05/03/2005
|
|
Publication #:
|
|
Pub Dt:
|
11/09/2006
| | | | |
|
Title:
|
Immersion exposure tool cleaning system and method
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2007
|
Application #:
|
11122713
|
Filing Dt:
|
05/05/2005
|
|
Publication #:
|
|
Pub Dt:
|
11/09/2006
| | | | |
|
Title:
|
IMPLANTATION PROCESS IN SEMICONDUCTOR FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2006
|
Application #:
|
11128688
|
Filing Dt:
|
05/13/2005
|
|
Title:
|
INPUT CIRCUIT HAVING UPDATED OUTPUT SIGNAL SYNCHRONIZED TO CLOCK SIGNAL
|
|
