Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 016115/0252 | |
| Pages: | 5 |
| | Recorded: | 04/20/2005 | | |
| Conveyance: | CORRECTIVE COVERSHEET TO CORRECT THE NAME OF THE ASSIGNEE THAT WAS PREVIOUSLY RECORDED ON REEL 015779, FRAME 0617. |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10935301
|
Filing Dt:
|
09/07/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/09/2006
| | | | |
|
Title:
|
Vertical JFET as used for selective component in a memory array
|
|
|
Assignee
|
|
|
|
|
| ONE AMD PLACE |
| P.O. BOX 3453 |
| SUNNYVALE, CALIFORNIA 94088-3453 |
|
|
Correspondence name and address
|
| |
AMIN & TUROCY, LLP
|
| |
HIMANSHU S. AMIN
|
| |
24TH FLOOR, NATIONAL CITY CENTER
|
| |
1900 E. 9TH STREET
|
| |
CLEVELAND, OH 44114
|
Search Results as of:
05/02/2024 01:18 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
