USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	016275/0343			Pages:	5
		Recorded:	07/18/2005
Conveyance:	ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).

Total properties: 10

Patent #:	7061787	Issue Dt:	06/13/2006	Application #:	10835623	Filing Dt:	04/30/2004
Publication #:	US20050243600	Pub Dt:	11/03/2005
Title:	FIELD RAMP DOWN FOR PINNED SYNTHETIC ANTIFERROMAGNET

Patent #:	7113424	Issue Dt:	09/26/2006	Application #:	10995643	Filing Dt:	11/23/2004
Publication #:	US20060109707	Pub Dt:	05/25/2006
Title:	ENERGY ADJUSTED WRITE PULSES IN PHASE-CHANGE MEMORIES

Patent #:	7031181	Issue Dt:	04/18/2006	Application #:	10995644	Filing Dt:	11/23/2004
Title:	MULTI-PULSE RESET WRITE SCHEME FOR PHASE-CHANGE MEMORIES

Patent #:	7382673	Issue Dt:	06/03/2008	Application #:	11153187	Filing Dt:	06/15/2005
Publication #:	US20060285409	Pub Dt:	12/21/2006
Title:	MEMORY HAVING PARITY GENERATION CIRCUIT

Patent #:	7277335	Issue Dt:	10/02/2007	Application #:	11157425	Filing Dt:	06/21/2005
Publication #:	US20060285403	Pub Dt:	12/21/2006
Title:	OUTPUT CIRCUIT THAT TURNS OFF ONE OF A FIRST CIRCUIT AND A SECOND CIRCUIT

Patent #:	7245552	Issue Dt:	07/17/2007	Application #:	11157868	Filing Dt:	06/22/2005
Publication #:	US20060291323	Pub Dt:	12/28/2006
Title:	PARALLEL DATA PATH ARCHITECTURE

Patent #:	NONE	Issue Dt:		Application #:	11157869	Filing Dt:	06/22/2005
Publication #:	US20070011596	Pub Dt:	01/11/2007
Title:	Parity check circuit to improve quality of memory device

Patent #:	NONE	Issue Dt:		Application #:	11168203	Filing Dt:	06/28/2005
Publication #:	US20060289970	Pub Dt:	12/28/2006
Title:	Magnetic shielding of MRAM chips

Patent #:	7230858	Issue Dt:	06/12/2007	Application #:	11168818	Filing Dt:	06/28/2005
Publication #:	US20070011363	Pub Dt:	01/11/2007
Title:	DUAL FREQUENCY FIRST-IN-FIRST-OUT STRUCTURE

Patent #:	7291569	Issue Dt:	11/06/2007	Application #:	11170200	Filing Dt:	06/29/2005
Publication #:	US20070004234	Pub Dt:	01/04/2007
Title:	FLUIDS FOR IMMERSION LITHOGRAPHY SYSTEMS

Assignor

Exec Dt:

07/18/2005

Assignee

ST.-MARTIN-STR. 53

MUNICH, GERMANY 81669

Correspondence name and address
	HEATHER ROWLAND
	3000 CENTREGREEN WAY
	CARY, NC 27513

Search Results as of: 05/22/2024 11:19 AM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6