skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:016288/0358   Pages: 4
Recorded: 02/15/2005
Attorney Dkt #:af01700
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 1
1
Patent #:
Issue Dt:
04/06/2010
Application #:
11059139
Filing Dt:
02/15/2005
Title:
MULTIPLE DUAL BIT MEMORY INTEGRATED CIRCUIT SYSTEM
Assignors
1
Exec Dt:
01/26/2005
2
Exec Dt:
01/26/2005
3
Exec Dt:
02/09/2005
4
Exec Dt:
01/26/2005
Assignee
1
ONE AMD PLACE
P.O. BOX 3453
SUNNYVALE, CALIFORNIA 94088-3453
Correspondence name and address
MIKIO ISHIMARU
THE LAW OFFICES OF MIKIO ISHIMARU
1110 SUNNYVALE-SARATOGA RD.
SUITE A1
SUNNYVALE, CA 94087

Search Results as of: 05/02/2024 01:32 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT