Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 016438/0806 | |
| Pages: | 11 |
| | Recorded: | 04/06/2005 | | |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
5
|
|
Patent #:
|
|
Issue Dt:
|
08/24/1999
|
Application #:
|
08725950
|
Filing Dt:
|
10/07/1996
|
Title:
|
METHOD AND APPARATUS FOR CLASSIFYING A DEFECT ON A SEMICONDUCTOR WAFER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/1999
|
Application #:
|
08787017
|
Filing Dt:
|
01/29/1997
|
Title:
|
HIGH CURRENT ION IMPLANTER AND METHOD OF ION IMPLANT BY THE IMPLANTER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2004
|
Application #:
|
09652550
|
Filing Dt:
|
08/31/2000
|
Title:
|
METHODS OF FORMING AN ISOLATION TRENCH IN A SEMICONDUCTOR, METHODS OF FORMING AN ISOLATION TRENCH IN A SURFACE OF A SILICON WAFER, METHODS OF FORMING AN ISOLATION TRENCH-ISOLATED TRANSISTOR, TRENCH-ISOLATED TRANSISTOR, TRENCH ISOLATION STRUCTURES FORMED IN A SEMICO
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2002
|
Application #:
|
09717078
|
Filing Dt:
|
11/22/2000
|
Title:
|
METHOD FOR MANUFACTURING FIELD EFFECT TRANSISTOR CAPABLE OF SUCCESSFULLY CONTROLLING TRANSISTOR CHARACTERISTICS RELATING TO THE SHORT-CHANNEL EFFECT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2005
|
Application #:
|
10007300
|
Filing Dt:
|
11/08/2001
|
Publication #:
|
|
Pub Dt:
|
09/05/2002
| | | | |
Title:
|
TRENCH ISOLATED TRANSISTORS, TRENCH ISOLATION STRUCTURES, MEMORY CELLS, AND DRAMS
|
|
Assignee
|
|
|
8000 SOUTH FEDERAL WAY |
P.O. BOX 6, M/S 1-525 |
BOISE, IDAHO 83707-0006 |
|
Correspondence name and address
|
|
MARK S. MATKIN
|
|
WELLS ST. JOHN P.S.
|
|
601 WEST FIRST AVENUE
|
|
SUITE 1300
|
|
SPOKANE, WA 99201-3828
|
Search Results as of:
05/03/2024 02:49 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|