Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 016464/0519 | |
| Pages: | 4 |
| | Recorded: | 04/06/2005 | | |
| Attorney Dkt #: | SC13855TP |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2007
|
Application #:
|
11100168
|
Filing Dt:
|
04/06/2005
|
|
Publication #:
|
|
Pub Dt:
|
10/12/2006
| | | | |
|
Title:
|
INTERLAYER DIELECTRIC UNDER STRESS FOR AN INTEGRATED CIRCUIT
|
|
|
Assignee
|
|
|
|
|
| 6501 WILLIAM CANNON DRIVE WEST |
| LAW DEPARTMENT |
| AUSTIN, TEXAS 78735 |
|
|
Correspondence name and address
|
| |
FREESCALE SEMICONDUCTOR, INC.
|
| |
MAIL DROP PL02
|
| |
7700 WEST PARMER LANE
|
| |
AUSTIN, TEXAS 78729
|
Search Results as of:
05/21/2024 07:53 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
