Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 016630/0722 | |
| Pages: | 3 |
| | Recorded: | 08/15/2005 | | |
| Attorney Dkt #: | 01-807-A |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2003
|
Application #:
|
10156427
|
Filing Dt:
|
05/28/2002
|
|
Publication #:
|
|
Pub Dt:
|
01/09/2003
| | | | |
|
Title:
|
TWO BIT NON-VOLATILE ELECTRICALLY ERASABLE AND PROGRAMMABLE MEMORY STRUCTURE, A PROCESS FOR PRODUCING SAID MEMORY STRUCTURE AND METHODS FOR PROGRAMMING, READING AND ERASING SAID MEMORY STRUCTURE
|
|
|
Assignee
|
|
|
|
|
| ST. MARTIN-STRASSE 53 D |
| 81669 MUNICH, GERMANY |
|
|
Correspondence name and address
|
| |
PAUL W. CHURILLA
|
| |
MCDONNELL, BOEHNEN HULBERT ET AL.
|
| |
300 SOUTH WACKER DRIVE
|
| |
CHICAGO, IL 60606
|
Search Results as of:
05/10/2024 08:14 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
