Total properties:
20
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2007
|
Application #:
|
10992826
|
Filing Dt:
|
11/19/2004
|
Publication #:
|
|
Pub Dt:
|
05/25/2006
| | | | |
Title:
|
TWIN-CELL BIT LINE SENSING CONFIGURATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2007
|
Application #:
|
11005385
|
Filing Dt:
|
12/06/2004
|
Publication #:
|
|
Pub Dt:
|
06/08/2006
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2009
|
Application #:
|
11129162
|
Filing Dt:
|
05/13/2005
|
Publication #:
|
|
Pub Dt:
|
11/16/2006
| | | | |
Title:
|
METHOD FOR SEAMLESS BIT RATE ADAPTATION FOR MULTICARRIER DSL
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11130552
|
Filing Dt:
|
05/16/2005
|
Publication #:
|
|
Pub Dt:
|
11/16/2006
| | | | |
Title:
|
Controlling out of order execution pipelines using pipeline skew parameters
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2008
|
Application #:
|
11198246
|
Filing Dt:
|
08/05/2005
|
Publication #:
|
|
Pub Dt:
|
02/08/2007
| | | | |
Title:
|
MEMORY SYSTEM AND METHOD OF OPERATING MEMORY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2010
|
Application #:
|
11198366
|
Filing Dt:
|
08/05/2005
|
Publication #:
|
|
Pub Dt:
|
02/08/2007
| | | | |
Title:
|
SYSTEM MEMORY DEVICE HAVING A DUAL PORT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2008
|
Application #:
|
11206481
|
Filing Dt:
|
08/18/2005
|
Publication #:
|
|
Pub Dt:
|
02/22/2007
| | | | |
Title:
|
SIGNAL ROUTING ON REDISTRIBUTION LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2010
|
Application #:
|
11210372
|
Filing Dt:
|
08/24/2005
|
Publication #:
|
|
Pub Dt:
|
03/01/2007
| | | | |
Title:
|
INTEGRATED CIRCUIT HAVING A SWITCH.
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2008
|
Application #:
|
11210525
|
Filing Dt:
|
08/24/2005
|
Publication #:
|
|
Pub Dt:
|
03/08/2007
| | | | |
Title:
|
PHASE CHANGE MEMORY ARRAY HAVING EQUALIZED RESISTANCE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11211743
|
Filing Dt:
|
08/26/2005
|
Publication #:
|
|
Pub Dt:
|
03/01/2007
| | | | |
Title:
|
Test modes for a semiconductor integrated circuit device
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11218636
|
Filing Dt:
|
09/06/2005
|
Publication #:
|
|
Pub Dt:
|
03/08/2007
| | | | |
Title:
|
Method and arrangment for testing a stacked die semiconductor device
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2011
|
Application #:
|
11224825
|
Filing Dt:
|
09/13/2005
|
Publication #:
|
|
Pub Dt:
|
03/15/2007
| | | | |
Title:
|
STRAINED SEMICONDUCTOR DEVICE AND METHOD OF MAKING THE SAME
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11237920
|
Filing Dt:
|
09/29/2005
|
Publication #:
|
|
Pub Dt:
|
03/29/2007
| | | | |
Title:
|
Device with surface cooling and method of making
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2009
|
Application #:
|
11238939
|
Filing Dt:
|
09/29/2005
|
Publication #:
|
|
Pub Dt:
|
03/29/2007
| | | | |
Title:
|
SMART WIRELESS SWITCH
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2010
|
Application #:
|
11239863
|
Filing Dt:
|
09/30/2005
|
Publication #:
|
|
Pub Dt:
|
04/05/2007
| | | | |
Title:
|
METHOD FOR OPC MODEL GENERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2007
|
Application #:
|
11240333
|
Filing Dt:
|
09/30/2005
|
Publication #:
|
|
Pub Dt:
|
04/05/2007
| | | | |
Title:
|
MEMORY DEVICE HAVING LOW VPP CURRENT CONSUMPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2012
|
Application #:
|
11240698
|
Filing Dt:
|
09/30/2005
|
Publication #:
|
|
Pub Dt:
|
04/05/2007
| | | | |
Title:
|
SEMICONDUCTOR DEVICES AND METHODS OF MANUFACTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2008
|
Application #:
|
11240981
|
Filing Dt:
|
09/29/2005
|
Publication #:
|
|
Pub Dt:
|
03/29/2007
| | | | |
Title:
|
REDUNDANT WORDLINE DEACTIVATION SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
11241592
|
Filing Dt:
|
09/29/2005
|
Publication #:
|
|
Pub Dt:
|
03/29/2007
| | | | |
Title:
|
LOW EQUALIZED SENSE-AMP FOR TWIN CELL DRAMS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2007
|
Application #:
|
11241601
|
Filing Dt:
|
09/29/2005
|
Publication #:
|
|
Pub Dt:
|
03/29/2007
| | | | |
Title:
|
APPARATUS AND METHOD FOR DYNAMICALLY CONTROLLING DATA TRANSFER IN MEMORY DEVICE
|
|