Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 016860/0837 | |
| Pages: | 3 |
| | Recorded: | 08/03/2005 | | |
Attorney Dkt #: | 98730-000136/US |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2007
|
Application #:
|
11195791
|
Filing Dt:
|
08/03/2005
|
Publication #:
|
|
Pub Dt:
|
12/07/2006
| | | | |
Title:
|
METHOD FOR FABRICATING THIN FILM TRANSISTOR (TFT) DISPLAY
|
|
Assignee
|
|
|
NO. 195, SEC. 4, CHUNG-HSING RD. |
CHU-TUNG |
HSINCHU, TAIWAN R.O.C. |
|
Correspondence name and address
|
|
HARNESS DICKEY & PIERCE, PLC
|
|
JOHN A. CASTELLANO
|
|
PO BOX 8910
|
|
RESTON, VA 20195
|
Search Results as of:
05/14/2024 10:30 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|