Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 016961/0585 | |
| Pages: | 5 |
| | Recorded: | 09/01/2005 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2009
|
Application #:
|
11219079
|
Filing Dt:
|
09/01/2005
|
|
Publication #:
|
|
Pub Dt:
|
03/01/2007
| | | | |
|
Title:
|
TRANSISTOR GATE FORMING METHODS AND INTEGRATED CIRCUITS
|
|
|
Assignee
|
|
|
|
|
| 8000 SOUTH FEDERAL WAY |
| BOISE, IDAHO 83716 |
|
|
Correspondence name and address
|
| |
JAMES E. LAKE
|
| |
WELLS ST. JOHN P.S.
|
| |
601 WEST FIRST AVENUE, SUITE 1300
|
| |
SPOKANE, WA 99201
|
Search Results as of:
05/15/2024 03:34 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
