Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 017045/0356 | |
| Pages: | 7 |
| | Recorded: | 01/23/2006 | | |
| Attorney Dkt #: | 671.73075 FDTC-FL #2 |
| Conveyance: | MERGER (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
11
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/1996
|
Application #:
|
08174030
|
Filing Dt:
|
12/28/1993
|
|
Title:
|
THIN FILM TRANSISTOR MATRIX DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/1996
|
Application #:
|
08470057
|
Filing Dt:
|
06/06/1995
|
|
Title:
|
METHOD FOR FABRICATING THIN FILM TRANSISTOR MATRIX DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/1998
|
Application #:
|
08669272
|
Filing Dt:
|
05/29/1996
|
|
Title:
|
THIN FILM TRANSISTOR MATRIX DEVICE AND METHOD FOR FABRICATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2002
|
Application #:
|
09005176
|
Filing Dt:
|
01/08/1998
|
|
Publication #:
|
|
Pub Dt:
|
03/07/2002
| | | | |
|
Title:
|
THIN FILM TRANSISTOR MATRIX DEVICE AND METHOD FOR FABRICATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2001
|
Application #:
|
09298775
|
Filing Dt:
|
04/22/1999
|
|
Title:
|
TFT SUBSTRATE WITH LOW CONTACT RESISTANCE AND DAMAGE RESISTANT TERMINALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2003
|
Application #:
|
09925666
|
Filing Dt:
|
08/09/2001
|
|
Publication #:
|
|
Pub Dt:
|
01/03/2002
| | | | |
|
Title:
|
TFT SUBSTRATE WITH LOW CONTACT RESISTANCE AND DAMAGE RESISTANT TERMINALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2004
|
Application #:
|
10080108
|
Filing Dt:
|
02/21/2002
|
|
Publication #:
|
|
Pub Dt:
|
07/04/2002
| | | | |
|
Title:
|
THIN FILM TRANSISTOR MATRIX DEVICE AND METHOD FOR FABRICATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2005
|
Application #:
|
10292179
|
Filing Dt:
|
11/12/2002
|
|
Publication #:
|
|
Pub Dt:
|
04/10/2003
| | | | |
|
Title:
|
ITO FILM CONTACT STRUCTURE, TFT SUBSTRATE AND MANUFACTURE THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2007
|
Application #:
|
10419474
|
Filing Dt:
|
04/21/2003
|
|
Title:
|
TFT SUBSTRATE WITH LOW CONTACT RESISTANCE AND DAMAGE RESISTANT TERMINALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2006
|
Application #:
|
10660053
|
Filing Dt:
|
09/11/2003
|
|
Publication #:
|
|
Pub Dt:
|
03/11/2004
| | | | |
|
Title:
|
THIN FILM TRANSISTOR MATRIX DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2006
|
Application #:
|
10999405
|
Filing Dt:
|
11/30/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/05/2005
| | | | |
|
Title:
|
ITO FILM CONTACT STRUCTURE, TFT SUBSTRATE AND MANUFACTURE THEREOF
|
|
|
Assignee
|
|
|
|
|
| 1-1, KAMIKODANAKA 4-CHOME |
| NAKAHARA-KU, KAWASAKI-SHI |
| KANAGAWA, JAPAN 211-8588 |
|
|
Correspondence name and address
|
| |
PATRICK G. BURNS
|
| |
300 SOUTH WACKER DRIVE, SUITE 2500
|
| |
GREER, BURNS & CRAIN, LTD.
|
| |
CHICAGO, IL 60606
|
Search Results as of:
05/06/2024 09:05 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
