Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 017212/0495 | |
| Pages: | 4 |
| | Recorded: | 01/26/2006 | | |
| Attorney Dkt #: | 7649-9 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2009
|
Application #:
|
11266024
|
Filing Dt:
|
11/03/2005
|
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
|
Title:
|
METHODS OF FABRICATING INTEGRATED CIRCUIT TRANSISTORS BY SIMULTANEOUSLY REMOVING A PHOTORESIST LAYER AND A CARBON-CONTAINING LAYER ON DIFFERENT ACTIVE AREAS
|
|
|
Assignee
|
|
|
|
|
| 60 WOODLANDS INDUSTRIAL PARK D, STREET 2 |
| SINGAPORE, SINGAPORE 738406 |
|
|
Correspondence name and address
|
| |
GRANT J. SCOTT
|
| |
MYERS BIGEL SIBLEY & SAJOVEC
|
| |
P.O. BOX 37428
|
| |
RALEIGH, NC 27627
|
Search Results as of:
05/22/2024 12:29 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
