skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:017461/0232   Pages: 6
Recorded: 01/13/2006
Attorney Dkt #:543822019400
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 1
1
Patent #:
NONE
Issue Dt:
Application #:
11270820
Filing Dt:
11/10/2005
Publication #:
Pub Dt:
05/10/2007
Title:
Method for fabricating an integrated circuit with a CMOS manufacturing process
Assignors
1
Exec Dt:
12/12/2005
2
Exec Dt:
12/12/2005
3
Exec Dt:
12/22/2005
4
Exec Dt:
12/15/2005
5
Exec Dt:
12/07/2005
Assignee
1
ST.-MARTIN-STR. 53
MUNCHEN, GERMANY 81669
Correspondence name and address
KEVIN R. SPIVAK
MORRISON & FOERSTER LLP
1650 TYSONS BLVD, SUITE 300
MCLEAN, VA 22102

Search Results as of: 05/09/2024 01:51 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT