Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 017500/0451 | |
| Pages: | 2 |
| | Recorded: | 01/20/2006 | | |
| Attorney Dkt #: | RENS.0009 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11335606
|
Filing Dt:
|
01/20/2006
|
|
Publication #:
|
|
Pub Dt:
|
08/17/2006
| | | | |
|
Title:
|
Semiconductor integrated circuit having test function and manufacturing method
|
|
|
Assignee
|
|
|
|
|
| 4-1, MARUNOUCHI 2-CHOME |
| CHIYODA-KU, TOKYO, JAPAN |
|
|
Correspondence name and address
|
| |
STANLEY P. FISHER
|
| |
REED SMITH LLP
|
| |
3110 FAIRVIEW PARK DR.
|
| |
SUITE 1400
|
| |
FALLS CHURCH, VA 22042
|
Search Results as of:
04/29/2024 08:44 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
