Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 017527/0540 | |
| Pages: | 3 |
| | Recorded: | 04/26/2006 | | |
Attorney Dkt #: | SC90360A |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
2
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2000
|
Application #:
|
08868332
|
Filing Dt:
|
06/03/1997
|
Title:
|
DUAL IN-LAID INTEGRATED CIRCUIT STRUCTURE WITH SELECTIVELY POSITIONED LOW-K DIELECTRIC ISOLATION AND METHOD OF FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2000
|
Application #:
|
08868332
|
Filing Dt:
|
06/03/1997
|
Title:
|
DUAL IN-LAID INTEGRATED CIRCUIT STRUCTURE WITH SELECTIVELY POSITIONED LOW-K DIELECTRIC ISOLATION AND METHOD OF FORMATION
|
|
Assignee
|
|
|
505 BARTON SPRINGS ROAD, SUITE 500 |
AUSTIN, TEXAS 78704 |
|
Correspondence name and address
|
|
FREESCALE SEMICONDUCTOR, INC.
|
|
7700 W. PARMER LANE
|
|
MD: TX/32 PL02
|
|
AUSTIN, TX 78729
|
Search Results as of:
05/21/2024 10:55 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|