Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 017721/0901 | |
| Pages: | 2 |
| | Recorded: | 03/22/2006 | | |
| Attorney Dkt #: | J355-050 US |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10542103
|
Filing Dt:
|
03/16/2006
|
|
Publication #:
|
|
Pub Dt:
|
09/21/2006
| | | | |
|
Title:
|
Calculation processing device, calculation processing device design method, and logic circuit design method
|
|
|
Assignee
|
|
|
|
|
| 902 DAISAN-SYOUMEI-BIRU 18-14, NIHONBASHI 1-CHOME |
| CHUO-KU, TOKYO, JAPAN 103-0027 |
|
|
Correspondence name and address
|
| |
NOTARO AND MICHALOS
|
| |
100 DUTCH HILL ROAD
|
| |
SUITE 110
|
| |
ORANGEBURG, NY 10962-2100
|
Search Results as of:
05/06/2024 09:20 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
