Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 017925/0877 | |
| Pages: | 3 |
| | Recorded: | 07/11/2006 | | |
| Attorney Dkt #: | 10050352-1 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2008
|
Application #:
|
11443732
|
Filing Dt:
|
05/31/2006
|
|
Publication #:
|
|
Pub Dt:
|
12/06/2007
| | | | |
|
Title:
|
MAPPING LOGIC FOR CONTROLLING LOADING OF THE SELECT RAM OF AN ERROR DATA CROSSBAR MULTIPLEXER
|
|
|
Assignee
|
|
|
|
|
| PO BOX 7599 |
| MS DL429 |
| LOVELAND, COLORADO 80537-0599 |
|
|
Correspondence name and address
|
| |
AGILENT TECHNOLOGIES, INC.
|
| |
LEGAL DEPT. DU404
|
| |
INTELLECTUAL PROPERTY ADMINISTRATION
|
| |
PO BOX 7599
|
| |
LOVELAND, CO 80537-0599
|
Search Results as of:
04/29/2024 04:12 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
