Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 018264/0299 | |
| Pages: | 6 |
| | Recorded: | 09/16/2006 | | |
| Attorney Dkt #: | 2004 P 53536 US |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11448169
|
Filing Dt:
|
06/06/2006
|
|
Publication #:
|
|
Pub Dt:
|
01/11/2007
| | | | |
|
Title:
|
Method and system for performing local geometrical operation on a hierarchical layout of a semiconductor device
|
|
|
Assignee
|
|
|
|
|
| ST.-MARTIN-STRASSE 53 |
| MUENCHEN, GERMANY 81669 |
|
|
Correspondence name and address
|
| |
SLATER & MATSIL, L.L.P.
|
| |
17950 PRESTON RD., SUITE 1000
|
| |
DALLAS, TX 75252
|
Search Results as of:
05/14/2024 04:38 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
