Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 018300/0826 | |
| Pages: | 3 |
| | Recorded: | 09/22/2006 | | |
Attorney Dkt #: | 023-0058 |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
09/29/2009
|
Application #:
|
11461376
|
Filing Dt:
|
07/31/2006
|
Publication #:
|
|
Pub Dt:
|
01/31/2008
| | | | |
Title:
|
METHOD FOR USING A HIERARCHICAL BIT LINE BIAS BUS FOR BLOCK SELECTABLE MEMORY ARRAY
|
|
Assignee
|
|
|
601 MCCARTHY BOULEVARD |
MILPITAS, CALIFORNIA 95035-7932 |
|
Correspondence name and address
|
|
ANDREW C. GRAHAM
|
|
ZAGORIN O'BRIEN GRAHAM LLP
|
|
7600B N. CAPITAL OF TEXAS HWY, SUITE 350
|
|
AUSTIN, TX 78731
|
Search Results as of:
04/27/2024 10:21 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|