Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 018470/0306 | |
| Pages: | 3 |
| | Recorded: | 10/27/2006 | | |
| Attorney Dkt #: | 04329.3952 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11505917
|
Filing Dt:
|
08/18/2006
|
|
Publication #:
|
|
Pub Dt:
|
03/01/2007
| | | | |
|
Title:
|
Pattern verification method, program thereof, and manufacturing method of semiconductor device
|
|
|
Assignee
|
|
|
|
|
| 1-1, SHIBAURA 1-CHOME |
| MINATO-KU |
| TOKYO, JAPAN 105-8001 |
|
|
Correspondence name and address
|
| |
ERNEST F. CHAPMAN
|
| |
FINNEGAN, HENDERSON, FARABOW, ETAL
|
| |
901 NEW YORK AVENUE, NW
|
| |
WASHINGTON, DC 20001-4413
|
Search Results as of:
05/09/2024 08:54 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
