Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 018487/0465 | |
| Pages: | 2 |
| | Recorded: | 10/31/2006 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2009
|
Application #:
|
11589878
|
Filing Dt:
|
10/31/2006
|
|
Publication #:
|
|
Pub Dt:
|
05/10/2007
| | | | |
|
Title:
|
CURRENT MIRROR CIRCUIT FOR REDUCING CHIP SIZE
|
|
|
Assignee
|
|
|
|
|
| 1-1, SHOWA-CHO |
| KARIYA-CITY, AICHI-PREF., JAPAN 448-8661 |
|
|
Correspondence name and address
|
| |
DAVID G. POSZ
|
| |
12040 SOUTH LAKES DRIVE, SUITE 101
|
| |
RESTON, VIRGINIA 20191
|
Search Results as of:
04/27/2024 11:58 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
