Total properties:
433
Page
2
of
5
Pages:
1 2 3 4 5
|
|
Patent #:
|
|
Issue Dt:
|
02/21/1995
|
Application #:
|
08070669
|
Filing Dt:
|
06/02/1993
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH SINGLE DATA LINE PAIR SHARED BETWEEN MEMORY CELL ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/1995
|
Application #:
|
08074673
|
Filing Dt:
|
06/10/1993
|
Title:
|
SEMICONDUCTOR DEVICE HAVING BONDING OPTIONAL CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/1994
|
Application #:
|
08079547
|
Filing Dt:
|
06/22/1993
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE FOR STORING N-BIT DATA AND 2N-BIT DATA WITHOUT TIME DELAY IN DATA PROPAGATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/1994
|
Application #:
|
08085036
|
Filing Dt:
|
07/02/1993
|
Title:
|
SEMICONDUCTOR MEMORY HAVNG A TEST FUNCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/1994
|
Application #:
|
08087898
|
Filing Dt:
|
07/09/1993
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/1994
|
Application #:
|
08095200
|
Filing Dt:
|
07/23/1993
|
Title:
|
DYNAMIC RANDOM ACCESS MEMORY DEVICE WITH REFRESHING SYSTEM POWERED WITH EXTERNAL POWER SOURCE IN TRIMMING STAGE INSTEAD OF BUILT-IN STEP-DOWN CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/1995
|
Application #:
|
08096728
|
Filing Dt:
|
07/23/1993
|
Title:
|
METHOD FOR FABRICATING SEMICONDUCTOR DEVICE HAVING MEMORY CELL OF STACKED CAPACITOR TYPE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/1995
|
Application #:
|
08116673
|
Filing Dt:
|
09/07/1993
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE INCORPORATING REDUNDACY MEMORY CELLS CAPABLE OF ACCESSING DEFECTIVE MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/1995
|
Application #:
|
08123258
|
Filing Dt:
|
09/20/1993
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING ADDRESS TRANSITION DETECTOR QUICKLY ENABLING REDUNDANCY DECODER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/1994
|
Application #:
|
08128210
|
Filing Dt:
|
09/29/1993
|
Title:
|
SEMICONDUCTOR DEVICE WITH IMPROVED ELECTRIC CHARGE STORAGE CHARACTERISTICS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/1994
|
Application #:
|
08129375
|
Filing Dt:
|
09/30/1993
|
Title:
|
DYNAMIC RANDOM ACCESS MEMORY DEVICE HAVING POWER SUPPLY SYSTEM APPROPRIATELY BIASING SWITCHING TRANSISTORS AND STORAGE CAPACITORS IN BURN-IN TESTING PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/1995
|
Application #:
|
08151130
|
Filing Dt:
|
11/12/1993
|
Title:
|
DYNAMIC RANDOM ACCESS MEMORY DEVICE INCORPORATING TRANSFER GATES BETWEEN MEMORY CELL ARRAY AND SENSE AMPLIFIER ENABLED IN STANDARD MODES ONLY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/1996
|
Application #:
|
08159233
|
Filing Dt:
|
11/30/1993
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/1995
|
Application #:
|
08176467
|
Filing Dt:
|
01/03/1994
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE AND ITS FABRICATION METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/1994
|
Application #:
|
08181467
|
Filing Dt:
|
01/13/1994
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH PROVISION OF PSEUDO-ACCELERATION TEST
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/1995
|
Application #:
|
08181468
|
Filing Dt:
|
01/13/1994
|
Title:
|
DYNAMIC RANDOM ACCESS MEMORY DEVICE HAVING ONE-TRANSISTOR ONE-CAPACITOR TYPE MEMORY CELLS COUPLED BETWEEN BIT LINES PAIRED WITH EACH OTHER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/1995
|
Application #:
|
08184931
|
Filing Dt:
|
01/24/1994
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE HAVING INTERNAL STEP-DOWN POWER VOLTAGE GENERATOR WITH AUXILIARY CURRENT PATH FOR KEEPING STEP-DOWN POWER VOLTAGE CONSTANT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/1994
|
Application #:
|
08191922
|
Filing Dt:
|
02/04/1994
|
Title:
|
SERIAL ACCESS SEMICONDUCTOR MEMORY HAVING A REDUCED NUMBER OF DATA REGISTERS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/1995
|
Application #:
|
08194519
|
Filing Dt:
|
02/10/1994
|
Title:
|
DYNAMIC RANDOM ACCESS MEMORY DEVICE WITH SELF-REFRESH CYCLE TIME DIRECTLY MEASURABLE AT DATA PIN
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/1995
|
Application #:
|
08194987
|
Filing Dt:
|
02/14/1994
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/1995
|
Application #:
|
08202159
|
Filing Dt:
|
02/25/1994
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE HAVING LOW POWER CONSUMPTION VOLTAGE MONITORING CIRCUIT FOR BUILT-IN STEP-DOWN VOLTAGE GENERATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/1995
|
Application #:
|
08208183
|
Filing Dt:
|
03/10/1994
|
Title:
|
PLASTIC SEALED MULTIPLE LEVEL METALLIZATION SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/1995
|
Application #:
|
08220979
|
Filing Dt:
|
03/31/1994
|
Title:
|
HIGH-SPEED MEMORY READOUT CIRCUIT USING A SINGLE SET OF DATA BUFFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/1995
|
Application #:
|
08227796
|
Filing Dt:
|
04/14/1994
|
Title:
|
SEMICONDUCTOR DEVICE INCORPORATING VOLTAGE REDUCTION CIRCUIT THEREIN
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/1995
|
Application #:
|
08232407
|
Filing Dt:
|
04/25/1994
|
Title:
|
LEVEL CONVERSION OUTPUT CIRCUIT WITH REDUCED POWER CONSUMPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/1996
|
Application #:
|
08239403
|
Filing Dt:
|
05/06/1994
|
Title:
|
PROCESS OF FABRICATING MEMORY CELL WITH A SWITCHING TRANSISTOR AND A TRENCH-STACKED CAPACITOR COUPLED IN SERIES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/1995
|
Application #:
|
08243009
|
Filing Dt:
|
05/16/1994
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/1995
|
Application #:
|
08248729
|
Filing Dt:
|
05/25/1994
|
Title:
|
OUTPUT CIRCUIT HAVING THREE POWER SUPPLY LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/1996
|
Application #:
|
08268450
|
Filing Dt:
|
06/30/1994
|
Title:
|
VOLTAGE GENERATOR CIRCUIT GENERATING STABLE NEGATIVE POTENTIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/1995
|
Application #:
|
08270837
|
Filing Dt:
|
07/05/1994
|
Title:
|
MULTI-PORT RANDOM ACCESS MEMORY DEVICE HAVING MEMORY CELL REWRITABLE THROUGH SINGLE INPUT PORT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/1995
|
Application #:
|
08277015
|
Filing Dt:
|
07/19/1994
|
Title:
|
METHOD FOR FABRICATING A SEMICONDUCTOR MEMORY DEVICE HAVING STACKED CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/1996
|
Application #:
|
08282429
|
Filing Dt:
|
07/29/1994
|
Title:
|
SIMPLE TEMPORARY INFORMATION STORAGE CIRCUIT CONTROLLABLE WITH ENABLE/RESET SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/1996
|
Application #:
|
08284121
|
Filing Dt:
|
08/02/1994
|
Title:
|
SEMICONDUCTOR DEVICE HAVING IMPROVED BACKING CONDUCTIVE LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/1996
|
Application #:
|
08292005
|
Filing Dt:
|
08/17/1994
|
Title:
|
DYNAMIC RANDOM ACCESS MEMORY DEVICE WITH SENSE AMPLIFIERS SERVING AS CACHE MEMORY INDEPENDENT OF ROW ADDRESS BUFFER UNIT FOR HIGH-SPEED SEQUENTIAL ACCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/1996
|
Application #:
|
08295073
|
Filing Dt:
|
08/26/1994
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH REDUCED CONSUMPTION POWER AND REFRESHING METHOD OF THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/1995
|
Application #:
|
08295076
|
Filing Dt:
|
08/26/1994
|
Title:
|
MEMORY IN WHICH IMPROVEMENT IS MADE AS REGARDS A PRECHARGE OPERATION OF DATA READOUT ROUTES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/1995
|
Application #:
|
08296164
|
Filing Dt:
|
08/25/1994
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE HAVING LOW-POWER CONSUMPTION SIGNAL INPUT CIRCUIT RESPONSIVE TO HIGH-SPEED SMALL-AMPLITUDE INPUT SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/1996
|
Application #:
|
08308927
|
Filing Dt:
|
09/20/1994
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE EXECUTING A MEMORY TEST IN A PLURALITY OF TEST MODES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/1999
|
Application #:
|
08312395
|
Filing Dt:
|
09/26/1994
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING IMPROVED STACKED CAPACITOR CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/1995
|
Application #:
|
08317606
|
Filing Dt:
|
09/29/1994
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A BOUNDARY SCAN TEST CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/1995
|
Application #:
|
08318087
|
Filing Dt:
|
10/05/1994
|
Title:
|
OUTPUT CIRCUIT FOR MULTIBIT-OUTPUTTING MEMORY CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/1996
|
Application #:
|
08323836
|
Filing Dt:
|
10/17/1994
|
Title:
|
SEMICONDUCTOR DEVICE HAVING DOUBLE METAL CONNECTION LAYERS CONNECTED TO EACH OTHER AND TO THE SUBSTRATE IN THE SCRIBE LINE AREA
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/1996
|
Application #:
|
08346307
|
Filing Dt:
|
11/23/1994
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A METAL WIRING WITH A CONTACT PORTION FOR IMPROVED PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/1996
|
Application #:
|
08351650
|
Filing Dt:
|
12/07/1994
|
Title:
|
SEMICONDUCTOR MEMORY HAVING HIGH SPEED AND LOW POWER DATA READ/WRITE CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/1996
|
Application #:
|
08354086
|
Filing Dt:
|
12/06/1994
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING A COINCIDENCE DETECTION CIRCUIT AND ITS TEST METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/1996
|
Application #:
|
08354556
|
Filing Dt:
|
12/13/1994
|
Title:
|
SEMICONDUCTOR DEVICE HAVING MULTI-LEVEL WIRING STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/1997
|
Application #:
|
08356725
|
Filing Dt:
|
12/15/1994
|
Title:
|
POWER REDUCING CIRCUIT FOR SYNCHRONOUS SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/1995
|
Application #:
|
08364275
|
Filing Dt:
|
12/27/1994
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A PROTECTIVE TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/1996
|
Application #:
|
08365226
|
Filing Dt:
|
12/28/1994
|
Title:
|
SEMICONDUCTOR DEVICE INCLUDING A PLURALITY OF LEADS EACH HAVING TWO END PORTIONS EXTENDING DOWNWARD AND UPWARD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/1995
|
Application #:
|
08369317
|
Filing Dt:
|
01/05/1995
|
Title:
|
CMOS ESD PROTECTION STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/1997
|
Application #:
|
08392179
|
Filing Dt:
|
02/22/1995
|
Title:
|
VIDEO PROCESSOR WITH FIELD MEMORY FOR EXCLUSIVELY STORING PICTURE INFORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/1996
|
Application #:
|
08434907
|
Filing Dt:
|
05/03/1995
|
Title:
|
PROTECTION CIRCUIT DEVICE FOR A SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/1996
|
Application #:
|
08485144
|
Filing Dt:
|
06/07/1995
|
Title:
|
BOOST VOLTAGE GENERATING CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/1996
|
Application #:
|
08493305
|
Filing Dt:
|
06/21/1995
|
Title:
|
SEMICONDUCTOR DEVICE HAVING HIGH SPEED INPUT CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/1996
|
Application #:
|
08498173
|
Filing Dt:
|
07/05/1995
|
Title:
|
SRAM CELL HAVING LOAD THIN FILM TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/1996
|
Application #:
|
08504308
|
Filing Dt:
|
07/20/1995
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/1997
|
Application #:
|
08512420
|
Filing Dt:
|
08/08/1995
|
Title:
|
SYNCRONOUS SEMICONDUCTOR MEMORY DEVICE WITH LOW POWER CONSUMPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/1997
|
Application #:
|
08518712
|
Filing Dt:
|
08/24/1995
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/1997
|
Application #:
|
08533830
|
Filing Dt:
|
09/26/1995
|
Title:
|
OUTPUT BUFFER CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/1996
|
Application #:
|
08537461
|
Filing Dt:
|
10/02/1995
|
Title:
|
SYNCHRONIZED SEMICONDUCTOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/1996
|
Application #:
|
08546982
|
Filing Dt:
|
10/23/1995
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/1997
|
Application #:
|
08549073
|
Filing Dt:
|
10/27/1995
|
Title:
|
SELECTIVE ACCESS TO DIVIDED WORD LINE SEGMENTS IN CACHE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/1996
|
Application #:
|
08549076
|
Filing Dt:
|
10/27/1995
|
Title:
|
DYNAMIC SEMICONDUCTOR MEMORY DEVICE WITH SENSE AMPLIFIERS AS CACHE MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/1997
|
Application #:
|
08549310
|
Filing Dt:
|
10/27/1995
|
Title:
|
SEMICONDUCTOR DYNAMIC RANDOM ACCESS MEMORY DEVICE VARIABLE IN REFRESH CYCLE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/1997
|
Application #:
|
08549388
|
Filing Dt:
|
10/27/1995
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH CONTROLLABLE CHARGING CHARACTERISTICS OF COLUMN LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/1998
|
Application #:
|
08549943
|
Filing Dt:
|
10/30/1995
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING SHARED SENSE AMPLIFIER ARRAYS INDIVIDUALLY CONTROLLED FOR CACHE STORAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/1998
|
Application #:
|
08550348
|
Filing Dt:
|
10/30/1995
|
Title:
|
SOFT ERROR SUPPRESSING RESISTANCE LOAD TYPE SRAM CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/1996
|
Application #:
|
08563940
|
Filing Dt:
|
11/29/1995
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE INCORPORATING REDUNDANCY MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/1998
|
Application #:
|
08585864
|
Filing Dt:
|
01/11/1996
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE WITH ELECTROSTATIC PROTECTIVE FUNCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/1998
|
Application #:
|
08585993
|
Filing Dt:
|
01/11/1996
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A CONCENTRATION PEAK POSITION COINCIDING WITH A CHANNEL STOPPER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/1997
|
Application #:
|
08587792
|
Filing Dt:
|
12/26/1995
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH BIT LINE POTENTIAL COMPENSATION CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/1998
|
Application #:
|
08591025
|
Filing Dt:
|
01/25/1996
|
Title:
|
SEMICONDUCTOR DEVICE HAVING AN ESD PROTECTIVE CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/1998
|
Application #:
|
08594170
|
Filing Dt:
|
01/31/1996
|
Title:
|
BOOSTER CIRCUIT CAPABLE OF SUPPRESSING FLUCTUATIONS IN THE BOOSTED VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/1997
|
Application #:
|
08603787
|
Filing Dt:
|
02/20/1996
|
Title:
|
NON-VOLATILE MEMORY DEVICE EQUIPPED WITH MEANS TO ELECTRICALLY ERASE DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/1998
|
Application #:
|
08616579
|
Filing Dt:
|
03/15/1996
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT HAVING A SUBSTRATE BACK BIAS VOLTAGE GENERATING CIRCUIT WHICH IS RESPONSIVE TO A POWER SUPPLY DETECTION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/1998
|
Application #:
|
08618780
|
Filing Dt:
|
03/20/1996
|
Title:
|
SEMICONDUCTOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/1997
|
Application #:
|
08621179
|
Filing Dt:
|
03/21/1996
|
Title:
|
SEMICONDUCTOR STORAGE APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/1998
|
Application #:
|
08625039
|
Filing Dt:
|
03/29/1996
|
Title:
|
SEMICONDUCTOR ELEMENT STRUCTURE WITH STEPPED PORTION FOR FORMATION OF ELEMENT PATTERNS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/1998
|
Application #:
|
08627093
|
Filing Dt:
|
04/03/1996
|
Title:
|
SEMICONDUCTOR DEVICE HAVING ELECTROSTATIC BREAKDOWN PROTECTION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/1998
|
Application #:
|
08634252
|
Filing Dt:
|
04/18/1996
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/1998
|
Application #:
|
08635652
|
Filing Dt:
|
04/22/1996
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/1997
|
Application #:
|
08648673
|
Filing Dt:
|
05/16/1996
|
Title:
|
ALIGNMENT ACCURACY CHECK PATTERN
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/1998
|
Application #:
|
08660281
|
Filing Dt:
|
06/07/1996
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING MAIN WORD LINES AND SUB WORD LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/1997
|
Application #:
|
08665757
|
Filing Dt:
|
06/17/1996
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT APPARATUS HAVING INPUT/OUTPUT PORTIONS IMPEDANCE-MATCHED FOR TRANSMISSION LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/1997
|
Application #:
|
08683218
|
Filing Dt:
|
07/18/1996
|
Title:
|
METHOD OF WRITE TO GRAPHIC MEMORY WHERE MEMORY CELLS DESIGNATED BY PLURALITY OF ADDRESSES SELECTED SIMULTANEOUSLY FOR ONE ROW ADDRESS ARE WRITTEN
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/1998
|
Application #:
|
08688271
|
Filing Dt:
|
07/29/1996
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WHICH CAN PERFORM A HIGH SPEED OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/1998
|
Application #:
|
08691013
|
Filing Dt:
|
08/05/1996
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING SERIAL ACCESS PORT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/1997
|
Application #:
|
08691396
|
Filing Dt:
|
08/02/1996
|
Title:
|
SEMICONDUCTOR MEMORY EMPLOYING A BLOCK-WRITE SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/1997
|
Application #:
|
08697604
|
Filing Dt:
|
08/27/1996
|
Title:
|
SURFACE MOUNT SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/1999
|
Application #:
|
08701231
|
Filing Dt:
|
08/21/1996
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH SWITCHING CIRCUIT FOR CONTROLLING INTERNAL ADDRESSES IN PARALLEL TEST
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/1997
|
Application #:
|
08705418
|
Filing Dt:
|
08/29/1996
|
Title:
|
DEFECT RELIEF DECISION CIRCUIT WITH DUAL-FUSED CLOCKED INVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/1998
|
Application #:
|
08712875
|
Filing Dt:
|
09/12/1996
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING EXTENDED MARGIN IN LATCHING INPUT SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/1998
|
Application #:
|
08718266
|
Filing Dt:
|
09/20/1996
|
Title:
|
SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD FOR IMPROVED VOLTAGE RESISTANCE BETWEEN AN N-WELL AND N-TYPE DIFFUSION LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/1998
|
Application #:
|
08719880
|
Filing Dt:
|
09/25/1996
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE CAPABLE OF STORING HIGH POTENTIAL LEVEL OF DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/1998
|
Application #:
|
08736402
|
Filing Dt:
|
10/24/1996
|
Title:
|
A SEMICONDUCTOR MEMORY DEVICE TEST CIRCUIT HAVING AN IMPROVED COMPARE SIGNAL GENERATOR CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/1998
|
Application #:
|
08741285
|
Filing Dt:
|
10/30/1996
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/1998
|
Application #:
|
08748838
|
Filing Dt:
|
11/14/1996
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/1998
|
Application #:
|
08749855
|
Filing Dt:
|
11/15/1996
|
Title:
|
SEMICONDUCTOR DEVICE HAVING DUMMY WIRING CONDUCTORS FOR SUPPRESSING HEAT-TREATMENT-INDUCED SHIFITNG
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/1998
|
Application #:
|
08751729
|
Filing Dt:
|
11/18/1996
|
Title:
|
SEMICONDUCTOR DEVICE HAVING REDUNDANCY CONTROLLING CIRCUIT FOR SELECTIVELY CONNECTING SIGNAL PATHS TO PIN
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/1998
|
Application #:
|
08755410
|
Filing Dt:
|
11/22/1996
|
Title:
|
NON-VOLATILE SEMICONDUCTOR MEMORY HAVING A MEMORY CELL ARRAY DIVIDED INTO MEMORY CELL GROUPS
|
|