Total properties:
433
Page
5
of
5
Pages:
1 2 3 4 5
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2003
|
Application #:
|
09679805
|
Filing Dt:
|
10/05/2000
|
Title:
|
CHIP SCALE PACKAGE IN WHICH LAYOUT OF WIRING LINES IS IMPROVED
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2003
|
Application #:
|
09684840
|
Filing Dt:
|
10/06/2000
|
Title:
|
DRAM MOS FIELD EFFECT TRANSISTORS WITH THRESHOLDS DETERMINED BY DIFFERENTIAL GATE DOPING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2002
|
Application #:
|
09688797
|
Filing Dt:
|
10/17/2000
|
Title:
|
Semiconductor memory device
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2002
|
Application #:
|
09708656
|
Filing Dt:
|
11/09/2000
|
Title:
|
DRAM HAVING A REDUCED CHIP SIZE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09724195
|
Filing Dt:
|
11/28/2000
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09729541
|
Filing Dt:
|
12/04/2000
|
Publication #:
|
|
Pub Dt:
|
06/21/2001
| | | | |
Title:
|
Semiconductor memory device
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2002
|
Application #:
|
09732443
|
Filing Dt:
|
12/07/2000
|
Publication #:
|
|
Pub Dt:
|
06/14/2001
| | | | |
Title:
|
LOGICAL CIRCUIT FOR SERIALIZING AND OUTPUTTING A PLURALITY OF SIGNAL BITS SIMULATNEOUSLY READ FROM A MEMORY CELL ARRAY OR THE LIKE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2002
|
Application #:
|
09739490
|
Filing Dt:
|
12/18/2000
|
Publication #:
|
|
Pub Dt:
|
06/28/2001
| | | | |
Title:
|
SEMICONDUCTOR STORAGE DEVICE HAVING REDUNDANCY CIRCUIT FOR REPLACEMENT OF DEFECT CELLS UNDER TESTS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2001
|
Application #:
|
09741419
|
Filing Dt:
|
12/21/2000
|
Publication #:
|
|
Pub Dt:
|
09/20/2001
| | | | |
Title:
|
Virtual channel synchronous dynamic random access memory
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2002
|
Application #:
|
09742351
|
Filing Dt:
|
12/22/2000
|
Publication #:
|
|
Pub Dt:
|
07/05/2001
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH A TRIPLE WELL STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2002
|
Application #:
|
09755862
|
Filing Dt:
|
01/05/2001
|
Publication #:
|
|
Pub Dt:
|
07/05/2001
| | | | |
Title:
|
SEMICONDUCTOR CAPACITOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2005
|
Application #:
|
09799961
|
Filing Dt:
|
03/05/2001
|
Publication #:
|
|
Pub Dt:
|
09/13/2001
| | | | |
Title:
|
SIGNAL TRANSMISSION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2003
|
Application #:
|
09811529
|
Filing Dt:
|
03/20/2001
|
Publication #:
|
|
Pub Dt:
|
10/04/2001
| | | | |
Title:
|
SEMICONDUCTOR MEMORY PRODUCTION SYSTEM AND SEMICONDUCTOR MEMORY PRODUCTION METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2002
|
Application #:
|
09813684
|
Filing Dt:
|
03/20/2001
|
Publication #:
|
|
Pub Dt:
|
10/04/2001
| | | | |
Title:
|
SEMICONDUCTOR STORAGE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2002
|
Application #:
|
09814871
|
Filing Dt:
|
03/23/2001
|
Publication #:
|
|
Pub Dt:
|
10/04/2001
| | | | |
Title:
|
Semiconductor device manufacturing system and method of manufacturing semiconductor devices
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2002
|
Application #:
|
09815550
|
Filing Dt:
|
03/22/2001
|
Publication #:
|
|
Pub Dt:
|
10/04/2001
| | | | |
Title:
|
SOCKET USED FOR SEMICONDUCTOR DEVICE AND TESTING SYSTEM CONNECTED TO SOCKET THROUGH DUAL-TRANSMISSION LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2002
|
Application #:
|
09817662
|
Filing Dt:
|
03/26/2001
|
Publication #:
|
|
Pub Dt:
|
10/04/2001
| | | | |
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2003
|
Application #:
|
09828410
|
Filing Dt:
|
04/06/2001
|
Publication #:
|
|
Pub Dt:
|
10/11/2001
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING A WORD LINE ACTIVATION BLOCK
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2004
|
Application #:
|
09832666
|
Filing Dt:
|
04/11/2001
|
Publication #:
|
|
Pub Dt:
|
10/18/2001
| | | | |
Title:
|
METHOD AND APPARATUS FOR INSPECTING SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2002
|
Application #:
|
09863322
|
Filing Dt:
|
05/24/2001
|
Publication #:
|
|
Pub Dt:
|
12/27/2001
| | | | |
Title:
|
SEMICONDUCTOR MEMORY THAT ENABLES HIGH SPEED OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2002
|
Application #:
|
09907920
|
Filing Dt:
|
07/19/2001
|
Publication #:
|
|
Pub Dt:
|
02/28/2002
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09939605
|
Filing Dt:
|
08/28/2001
|
Publication #:
|
|
Pub Dt:
|
03/14/2002
| | | | |
Title:
|
SIDE WALL CONTACT STRUCTURE AND METHOD OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2003
|
Application #:
|
09956464
|
Filing Dt:
|
09/20/2001
|
Publication #:
|
|
Pub Dt:
|
01/31/2002
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2003
|
Application #:
|
09965693
|
Filing Dt:
|
09/27/2001
|
Publication #:
|
|
Pub Dt:
|
08/15/2002
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD FOR ITS MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2003
|
Application #:
|
09975957
|
Filing Dt:
|
10/15/2001
|
Publication #:
|
|
Pub Dt:
|
02/07/2002
| | | | |
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE HAVING BIDIRECTIONAL DATA TRANSFER BETWEEN A MAIN MEMORY UNIT AND AN AUXILIARY MEMORY UNIT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2003
|
Application #:
|
09984843
|
Filing Dt:
|
10/31/2001
|
Publication #:
|
|
Pub Dt:
|
03/07/2002
| | | | |
Title:
|
METHOD FOR TESTING SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE EQUIPPED WITH POWER MAKE-UP CIRCUIT USED IN BURN-IN TEST
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2006
|
Application #:
|
10044964
|
Filing Dt:
|
01/15/2002
|
Publication #:
|
|
Pub Dt:
|
05/16/2002
| | | | |
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2003
|
Application #:
|
10119023
|
Filing Dt:
|
04/10/2002
|
Publication #:
|
|
Pub Dt:
|
08/15/2002
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING CONCAVE ELECTRODE AND CONVEX ELECTRODE AND METHOD OF MANUFACTURING THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2003
|
Application #:
|
10120976
|
Filing Dt:
|
04/11/2002
|
Publication #:
|
|
Pub Dt:
|
08/15/2002
| | | | |
Title:
|
METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE HAVING SIGNAL LINE ABOVE MAIN GROUND OR MAIN VDD LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2003
|
Application #:
|
10128015
|
Filing Dt:
|
04/23/2002
|
Publication #:
|
|
Pub Dt:
|
09/05/2002
| | | | |
Title:
|
SEMICONDUCTOR STORAGE DEVICE HAVING REDUNDANCY CIRCUIT FOR REPLACEMENT OF DEFECT CELLS UNDER TESTS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2004
|
Application #:
|
10166783
|
Filing Dt:
|
06/12/2002
|
Publication #:
|
|
Pub Dt:
|
10/24/2002
| | | | |
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2004
|
Application #:
|
10335389
|
Filing Dt:
|
12/31/2002
|
Publication #:
|
|
Pub Dt:
|
06/05/2003
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF PRODUCTION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2004
|
Application #:
|
10424068
|
Filing Dt:
|
04/28/2003
|
Publication #:
|
|
Pub Dt:
|
10/23/2003
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
|
|