Total properties:
23
|
|
Patent #:
|
|
Issue Dt:
|
01/11/1994
|
Application #:
|
07693911
|
Filing Dt:
|
04/16/1991
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT HAVING SELF-CHECK AND SELF-REPAIR CAPABILITIES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2003
|
Application #:
|
09349761
|
Filing Dt:
|
07/09/1999
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT WITH MEMORY REDUNDANCY CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2001
|
Application #:
|
09532734
|
Filing Dt:
|
03/22/2000
|
Title:
|
Semiconductor integrated circuit
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2002
|
Application #:
|
09569876
|
Filing Dt:
|
05/12/2000
|
Title:
|
DIRECTIONAL COUPLING MEMORY MODULE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2005
|
Application #:
|
09570349
|
Filing Dt:
|
05/12/2000
|
Title:
|
BUS SYSTEM, MEMORY SYSTEM, PRINTED CIRCUIT BOARD AND DIRECTIONAL COUPLER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2002
|
Application #:
|
09646010
|
Filing Dt:
|
09/12/2000
|
Title:
|
Data transmitter
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2002
|
Application #:
|
09725107
|
Filing Dt:
|
11/29/2000
|
Publication #:
|
|
Pub Dt:
|
06/07/2001
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE USING OPEN DATA LINE ARRANGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2003
|
Application #:
|
09767706
|
Filing Dt:
|
01/24/2001
|
Publication #:
|
|
Pub Dt:
|
03/14/2002
| | | | |
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICES UTILIZING UNDERLAYER-DEPENDENCY OF DEPOSITION OF CAPACITOR ELECTRODE FILM, AND SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2002
|
Application #:
|
09810401
|
Filing Dt:
|
03/19/2001
|
Publication #:
|
|
Pub Dt:
|
09/27/2001
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING A CAPACITOR STRUCTURE INCLUDING A SELF-ALIGNMENT DEPOSITION PREVENTING FILM
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2003
|
Application #:
|
09810627
|
Filing Dt:
|
03/19/2001
|
Publication #:
|
|
Pub Dt:
|
10/04/2001
| | | | |
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICES UTILIZING UNDERLAYER-DEPENDENCY OF DEPOSITION OF CAPACITOR ELECTRODE FILM, AND SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2002
|
Application #:
|
09923542
|
Filing Dt:
|
08/08/2001
|
Publication #:
|
|
Pub Dt:
|
11/29/2001
| | | | |
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2003
|
Application #:
|
09988152
|
Filing Dt:
|
11/19/2001
|
Publication #:
|
|
Pub Dt:
|
03/14/2002
| | | | |
Title:
|
DATA TRANSMITTER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2003
|
Application #:
|
10139330
|
Filing Dt:
|
05/07/2002
|
Publication #:
|
|
Pub Dt:
|
09/12/2002
| | | | |
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2003
|
Application #:
|
10155085
|
Filing Dt:
|
05/28/2002
|
Publication #:
|
|
Pub Dt:
|
10/03/2002
| | | | |
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2003
|
Application #:
|
10191112
|
Filing Dt:
|
07/10/2002
|
Publication #:
|
|
Pub Dt:
|
01/09/2003
| | | | |
Title:
|
DIRECTIONAL COUPLING MEMORY MODULE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2003
|
Application #:
|
10211569
|
Filing Dt:
|
08/05/2002
|
Publication #:
|
|
Pub Dt:
|
12/19/2002
| | | | |
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICES UTILIZING UNDERLAYER-DEPENDENCY OF DEPOSITION OF CAPACITOR ELECTRODE FILM, AND SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2006
|
Application #:
|
10326149
|
Filing Dt:
|
12/23/2002
|
Publication #:
|
|
Pub Dt:
|
05/15/2003
| | | | |
Title:
|
MEMORY-MODULE WITH AN INCREASED DENSITY FOR MOUNTING SEMICONDUCTOR CHIPS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2009
|
Application #:
|
10333132
|
Filing Dt:
|
05/14/2003
|
Publication #:
|
|
Pub Dt:
|
10/09/2003
| | | | |
Title:
|
DATA TRANSMISSION DEVICE, DATA TRANSFER SYSTEM AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2003
|
Application #:
|
10354122
|
Filing Dt:
|
01/30/2003
|
Publication #:
|
|
Pub Dt:
|
07/31/2003
| | | | |
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10600541
|
Filing Dt:
|
06/23/2003
|
Publication #:
|
|
Pub Dt:
|
05/06/2004
| | | | |
Title:
|
Semiconductor integrated circuit with memory redundancy circuit
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2006
|
Application #:
|
10637694
|
Filing Dt:
|
08/11/2003
|
Publication #:
|
|
Pub Dt:
|
03/11/2004
| | | | |
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2005
|
Application #:
|
10676110
|
Filing Dt:
|
10/02/2003
|
Publication #:
|
|
Pub Dt:
|
04/29/2004
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE USING OPEN DATA LINE ARRANGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2007
|
Application #:
|
11349918
|
Filing Dt:
|
02/09/2006
|
Publication #:
|
|
Pub Dt:
|
06/15/2006
| | | | |
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT
|
|