Total properties:
128
Page
1
of
2
Pages:
1 2
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/1989
|
Application #:
|
07069744
|
Filing Dt:
|
07/06/1987
|
|
Title:
|
DUAL PORT MEMORY CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/1989
|
Application #:
|
07103312
|
Filing Dt:
|
10/01/1987
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH IMPROVED CELL ARRANGEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/1991
|
Application #:
|
07337692
|
Filing Dt:
|
04/13/1989
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING IMPROVED DYNAMIC MEMORY CELL STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/1992
|
Application #:
|
07371904
|
Filing Dt:
|
06/27/1989
|
|
Title:
|
SEMICONDUCTOR MEMORY INCLUDING REDUCED CAPACITIVE COUPLING BETWEEN ADJACENT BIT LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/1991
|
Application #:
|
07382890
|
Filing Dt:
|
07/21/1989
|
|
Title:
|
SEMICONDUCTOR DEVICE WITH COMPONENT CIRCUITS UNDER SYMMETRIC INFLUENCE OF UNDESIRABLE TURBULENCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/1991
|
Application #:
|
07391891
|
Filing Dt:
|
08/10/1989
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING PLURAL BIASING CIRCUITS FOR SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/1991
|
Application #:
|
07441522
|
Filing Dt:
|
11/27/1989
|
|
Title:
|
METHOD OF MANUFACTURINGA SEMICONDUCTOR DEVICE USING A MAIN VERNIER PATTERN FORMED AT A RIGHT ANGLE TO A SUBSIDIARY VERNIER PATTERN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/1991
|
Application #:
|
07442760
|
Filing Dt:
|
11/29/1989
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING TRANSFER GATES COUPLED BETWEEN BIT LINE PAIRS AND SENSE AMPLIFIER CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/1991
|
Application #:
|
07563890
|
Filing Dt:
|
08/08/1990
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE PROVIDED WITH AN IMPROVED SYSTEM FOR DETECTING THE POSITIONS USING A REDUNDANT STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/1994
|
Application #:
|
07650604
|
Filing Dt:
|
02/05/1991
|
|
Title:
|
CIRCUIT FOR CONTROLLING AN OUTPUT OF A SEMICONDUCTOR MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/1993
|
Application #:
|
07654700
|
Filing Dt:
|
02/13/1991
|
|
Title:
|
DYNAMIC RANDOM ACCESS MEMORY DEVICE EQUIPPED WITH TWO-WAY POWER VOLTAGE SUPPLYING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/1992
|
Application #:
|
07676509
|
Filing Dt:
|
03/28/1991
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/1992
|
Application #:
|
07677197
|
Filing Dt:
|
03/29/1991
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING DIAGNOSTIC UNIT OPERABLE ON PARALLEL DATA BITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/1993
|
Application #:
|
07714429
|
Filing Dt:
|
06/12/1991
|
|
Title:
|
PROCESS OF MANUFACTURING SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/1994
|
Application #:
|
07730652
|
Filing Dt:
|
07/16/1991
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING A DECODING CIRCUIT FOR REDUCING ELECTRIC FIELD STRESS APPLIED TO MEMORY CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/1994
|
Application #:
|
07753134
|
Filing Dt:
|
08/30/1991
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A TEMPERATURE DETECTION CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/1993
|
Application #:
|
07779078
|
Filing Dt:
|
10/18/1991
|
|
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE BY FORMING FIRST AND SECOND OXIDE FILMS BY USE OF NITRIDATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/1994
|
Application #:
|
07823469
|
Filing Dt:
|
01/22/1992
|
|
Title:
|
RESIN SEALED SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/1993
|
Application #:
|
07826537
|
Filing Dt:
|
01/27/1992
|
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/1994
|
Application #:
|
07889624
|
Filing Dt:
|
05/28/1992
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE EQUIPPED WITH SENSE AMPLIFIER CIRCUIT WHICH ELIMINATES A TRANSIENT PULSE AT AN OUTPUT DATA TERMINAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/1994
|
Application #:
|
07901689
|
Filing Dt:
|
06/22/1992
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT EQUIPPED WITH DIAGNOSTIC CIRCUIT FOR CHECKING REFERENCE VOLTAGE SIGNAL SUPPLIED TO INTERNAL STEP-DOWN CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1993
|
Application #:
|
07904252
|
Filing Dt:
|
06/25/1992
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/1994
|
Application #:
|
07934275
|
Filing Dt:
|
08/25/1992
|
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/1993
|
Application #:
|
07935185
|
Filing Dt:
|
08/26/1992
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/1994
|
Application #:
|
07937390
|
Filing Dt:
|
08/31/1992
|
|
Title:
|
SEMICONDUCTOR MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/1995
|
Application #:
|
07952690
|
Filing Dt:
|
09/28/1992
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/1994
|
Application #:
|
07958794
|
Filing Dt:
|
10/09/1992
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH SPLIT READ DATA BUS SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/1994
|
Application #:
|
07996628
|
Filing Dt:
|
12/24/1992
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/1993
|
Application #:
|
08011815
|
Filing Dt:
|
02/01/1993
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING REDUNDANT MEMORY CELL COLUMNS CONCURRENTLY ACCESSIBLE TOGETHER WITH REGULAR MEMORY CELL ARRAYS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/1995
|
Application #:
|
08019693
|
Filing Dt:
|
02/19/1993
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/1994
|
Application #:
|
08052664
|
Filing Dt:
|
04/27/1993
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE REGULABLE IN ACCESS TIME AFTER FABRICATION THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/1994
|
Application #:
|
08052665
|
Filing Dt:
|
04/27/1993
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING MULTIPLE SELECTOR UNIT SIMULTANEOUSLY SELECTING MEMORY CELLS FROM MEMORY CELL BLOCKS IN DIAGNOSTIC MODE OF OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/1994
|
Application #:
|
08053366
|
Filing Dt:
|
04/28/1993
|
|
Title:
|
METHOD FOR FABRICATING SEMICONDUCTOR DEVICES WHICH LESSENS THE EFFECT OF ELECTROSTATIC DISCHARGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/1995
|
Application #:
|
08074406
|
Filing Dt:
|
06/10/1993
|
|
Title:
|
DYNAMIC RANDOM ACCESS MEMORY DEVICE WITH PRECHARGING UNIT PREVENTING COUNTER ELECTRODES OF STORAGE CAPACITORS FROM VOLTAGE FLUCTUATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/1995
|
Application #:
|
08084016
|
Filing Dt:
|
06/30/1993
|
|
Title:
|
SEMICONDUCTOR DYNAMIC RAM FOR IMAGE PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/1994
|
Application #:
|
08095195
|
Filing Dt:
|
07/23/1993
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH SWITCHABLE SENSE AMPS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/1996
|
Application #:
|
08129362
|
Filing Dt:
|
09/30/1993
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/1995
|
Application #:
|
08179717
|
Filing Dt:
|
01/11/1994
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE REGULABLE IN ACCESS TIME AFTER FABRICATION THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/1995
|
Application #:
|
08220881
|
Filing Dt:
|
03/31/1994
|
|
Title:
|
SEMICONDUCTOR SYNCHRONOUS MEMORY DEVICE HAVING INPUT CIRCUIT FOR PRODUCING CONSTANT MAIN CONTROL SIGNAL OPERATIVE TO ALLOW TIMING GENERATOR TO LATCH COMMAND SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/1996
|
Application #:
|
08296468
|
Filing Dt:
|
08/26/1994
|
|
Title:
|
ROLL CALL DECODER FOR SEMICONDUCTOR MEMORY HAVING REDUNDANT MEMORY CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/1995
|
Application #:
|
08315850
|
Filing Dt:
|
09/30/1994
|
|
Title:
|
METHOD OF MANUFACTURING A SEMICONDUCTOR MEMORY DEVICE HAVING IMPROVED HOLD CHARACTERISTIC OF A STORAGE CAPACITOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/1997
|
Application #:
|
08339732
|
Filing Dt:
|
11/14/1994
|
|
Title:
|
METHOD FOR MANUFACTURING PATTERN LAYER HAVING DIFFERENT MINIMUM FEATURE SIZES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/1996
|
Application #:
|
08361134
|
Filing Dt:
|
12/21/1994
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A CIRCUIT FOR PROTECTING THE DEVICE FROM ELECTROSTATIC DISCHARGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/1996
|
Application #:
|
08362157
|
Filing Dt:
|
12/22/1994
|
|
Title:
|
METHOD OF CONTROLLING SEMICONDUCTOR STORAGE CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/1996
|
Application #:
|
08365451
|
Filing Dt:
|
12/28/1994
|
|
Title:
|
DIAGNOSTIC CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/1997
|
Application #:
|
08405918
|
Filing Dt:
|
03/16/1995
|
|
Title:
|
MICROCOMPUTER FREE FROM CONTROL OF CENTRAL PROCESSING UNIT (CPU) FOR RECEVING AND WRITING INSTRUCTIONS INTO MEMORY INDEPENDENT OF AND DURING EXECUTION OF CPU
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/1996
|
Application #:
|
08448857
|
Filing Dt:
|
05/24/1995
|
|
Title:
|
DECODING CIRCUIT FOR USE IN SEMICONDUCTOR READ ONLY MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/1998
|
Application #:
|
08459811
|
Filing Dt:
|
06/02/1995
|
|
Title:
|
METHOD OF TREATING GRAFT-VERSUS-HOST DISEASE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/1997
|
Application #:
|
08494998
|
Filing Dt:
|
06/27/1995
|
|
Title:
|
HIGH SPEED SYNCHRONOUS LOGIC DATA LATCH APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/1996
|
Application #:
|
08532884
|
Filing Dt:
|
09/22/1995
|
|
Title:
|
RELIABLE SELF-REFRESHING OPERATION IN A DRAM TYPE OF SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/1997
|
Application #:
|
08534030
|
Filing Dt:
|
09/26/1995
|
|
Title:
|
SIGNAL RECEIVER IN AN INTERFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/1996
|
Application #:
|
08534208
|
Filing Dt:
|
09/26/1995
|
|
Title:
|
SEMICONDUCTOR PIPELINE MEMORY DEVICE ELIMINATING TIME LOSS DUE TO DIFFERENCE BETWEEN PIPELINE STAGES FROM DATA ACCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/1996
|
Application #:
|
08534270
|
Filing Dt:
|
09/26/1995
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH SYNCHRONOUS DRAM WHOSE SPEED GRADE IS NOT LIMITED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/1996
|
Application #:
|
08537478
|
Filing Dt:
|
10/02/1995
|
|
Title:
|
SYNCHRONIZED SEMICONDUCTOR MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/1998
|
Application #:
|
08545405
|
Filing Dt:
|
10/19/1995
|
|
Title:
|
STORAGE CONTROL SYSTEM THAT PROHIBITS WRITING IN CERTAIN AREAS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/29/2000
|
Application #:
|
08550159
|
Filing Dt:
|
10/30/1995
|
|
Title:
|
COMMON CONTACT HOLE STRUCTURE IN SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/1997
|
Application #:
|
08560689
|
Filing Dt:
|
11/20/1995
|
|
Title:
|
SEMICONDUCTOR MEMORY AND METHOD OF FABRICATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/1997
|
Application #:
|
08625994
|
Filing Dt:
|
04/01/1996
|
|
Title:
|
MULTI-STAGE ROM WHEREIN A CELL CURRENT OF A SELECTED MEMORY CELL IS COMPARED WITH A PLURALITY OF CONSTANT CURRENTS WHEN DRIVEN TO READ VOLTAGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/1998
|
Application #:
|
08655188
|
Filing Dt:
|
05/30/1996
|
|
Title:
|
ELECTROSTATIC PROTECTION CIRCUIT COMPRISING PLURALITY OF PROTECTIVE ELEMENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/1998
|
Application #:
|
08662710
|
Filing Dt:
|
06/13/1996
|
|
Title:
|
SEMICONDUCTOR DEVICE PROVIDED WITH A LEVEL CONVERSION MEANS FOR ENABLING A CONNECTION BETWEEN LOGIC CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/1998
|
Application #:
|
08686545
|
Filing Dt:
|
07/26/1996
|
|
Title:
|
INPUT/OUTPUT PROTECTION DEVICE FOR USE IN SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/1999
|
Application #:
|
08705270
|
Filing Dt:
|
08/29/1996
|
|
Title:
|
LEVEL SHIFTER CAPABLE OF STABLY PRODUCING A LEVEL SHIFTED VOLTAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/1999
|
Application #:
|
08718227
|
Filing Dt:
|
09/20/1996
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE EQUIPPED WITH PROTECTIVE SYSTEM FOR DIRECTLY DISCHARGING SURGE VOLTAGE FROM PAD TO DISCHARGE LINE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/1999
|
Application #:
|
08745821
|
Filing Dt:
|
11/12/1996
|
|
Title:
|
SYNCHRONOUS SEMICONDUCTOR MEMORY HAVING A WRITE EXECUTION TIME DEPENDENT UPON A CYCLE TIME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/1998
|
Application #:
|
08748495
|
Filing Dt:
|
11/08/1996
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/1998
|
Application #:
|
08761823
|
Filing Dt:
|
12/06/1996
|
|
Title:
|
METHOD OF FABRICATING A SEMICONDUCTOR MEMORY HAVING AN ADDRESS DECODER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/1999
|
Application #:
|
08763513
|
Filing Dt:
|
12/11/1996
|
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF MAKING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/1998
|
Application #:
|
08784783
|
Filing Dt:
|
01/16/1997
|
|
Title:
|
DATA OUTPUT CONTROL CIRCUIT OF SEMICONDUCTOR MEMORY DEVICE HAVING PIPELINE STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/1998
|
Application #:
|
08791034
|
Filing Dt:
|
01/29/1997
|
|
Title:
|
SYNCHRONOUS SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/1998
|
Application #:
|
08806667
|
Filing Dt:
|
02/26/1997
|
|
Title:
|
SINGLE-CHIP MEMORY SYSTEM HAVING A MULTIPLE BIT LINE STRUCTURE FOR OUTPUTTING A PLURALITY OF DATA SIMULTANEOUSLY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/1998
|
Application #:
|
08839130
|
Filing Dt:
|
04/23/1997
|
|
Title:
|
SINGLE- CHIP MEMORY SYSTEM HAVING A PAGE ACCESS MODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2000
|
Application #:
|
08855889
|
Filing Dt:
|
05/12/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING A SMALL MEMORY CELL DRIVING CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/1998
|
Application #:
|
08879516
|
Filing Dt:
|
06/20/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE SYNCHRONOUS WITH EXTERNAL CLOCK SIGNAL FOR OUPUTTING DATA BITS THROUGH A SMALL NUMBER OF DATA LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/1999
|
Application #:
|
08896952
|
Filing Dt:
|
07/18/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE CAPABLE OF AVOIDING DAMAGE BY ESD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/1998
|
Application #:
|
08901811
|
Filing Dt:
|
07/28/1997
|
|
Title:
|
HIGH SPEED LOW-POWER CONSUMPTION SEMICONDUCTOR NON-VOLATILE MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/1999
|
Application #:
|
08903159
|
Filing Dt:
|
07/30/1997
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT HAVING PROGRAMMABLE ENABLLING CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/1999
|
Application #:
|
08916280
|
Filing Dt:
|
08/22/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2000
|
Application #:
|
08929887
|
Filing Dt:
|
09/15/1997
|
|
Title:
|
SERIAL BUS CONTROLLER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/1999
|
Application #:
|
08932178
|
Filing Dt:
|
09/17/1997
|
|
Title:
|
DECODE CIRCUIT FOR USE IN SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2000
|
Application #:
|
08940957
|
Filing Dt:
|
10/08/1997
|
|
Title:
|
STATIC RAM HAVING CELL TRANSISTORS WITH LONGER GATE ELECTRODES THAN TRANSISTORS IN THE PERIPHERY OF THE CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/1999
|
Application #:
|
08962659
|
Filing Dt:
|
11/03/1997
|
|
Title:
|
AMPLIFIER CIRCUIT OF LATCH TYPE WHICH IS USED FOR SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2000
|
Application #:
|
08971564
|
Filing Dt:
|
11/17/1997
|
|
Title:
|
VOLTAGE GENERATION CIRCUIT FOR MULTIVALUED CELL TYPE MASK ROM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/1999
|
Application #:
|
08986728
|
Filing Dt:
|
12/08/1997
|
|
Title:
|
PROGRAMMABLE BUFFER CIRCUIT COMPRISING REDUCED NUMBER OF TRANSISTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/1999
|
Application #:
|
08987747
|
Filing Dt:
|
12/09/1997
|
|
Title:
|
A NOVEL DOPING TECHNIQUE FOR MOS DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2001
|
Application #:
|
08989869
|
Filing Dt:
|
12/12/1997
|
|
Title:
|
SEMICONDUCTOR CIRCUIT HAVING BURST COUNTER CIRCUIT WHICH IS REDUCED THE CIRCUITS PASSING FROM THE CLOCK INPUT TERMINAL TO OUTPUT TERMINAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2000
|
Application #:
|
08995985
|
Filing Dt:
|
12/22/1997
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE WITH DUMMY PATTERN FOR EQUALIZING THICKNESS OF INTER-LEVEL INSULATING STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/1999
|
Application #:
|
08997644
|
Filing Dt:
|
12/23/1997
|
|
Title:
|
METHOD OF MAKING SEMICONDUCTOR DEVICE USING OBLIQUE ION IMPLANTATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2000
|
Application #:
|
09012398
|
Filing Dt:
|
01/23/1998
|
|
Title:
|
PULL-UP AND PULL DOWN CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/1999
|
Application #:
|
09016274
|
Filing Dt:
|
01/30/1998
|
|
Title:
|
SEMICONDUCTOR MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/1999
|
Application #:
|
09016636
|
Filing Dt:
|
01/30/1998
|
|
Title:
|
PROTECTION CIRCUIT AGAINST ELECTROSTATIC CHARGE APPLIED BETWEEN POWER SUPPLY TERMNALS FOR PREVENTING INTERNAL CIRCUIT THEREFROM REGARDLESS OF POLARITY THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2000
|
Application #:
|
09024874
|
Filing Dt:
|
02/17/1998
|
|
Title:
|
MEMORY ACCESS CONTROL CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/1999
|
Application #:
|
09025999
|
Filing Dt:
|
02/19/1998
|
|
Title:
|
DATA LATCH CIRCUIT DEVICE WITH FLIP-FLOP OF SEMI-CONDUCTOR MEMORY OF SYNCHRONOUS DRAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2000
|
Application #:
|
09030341
|
Filing Dt:
|
02/25/1998
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT HAVING INPUT PROTECTION CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2000
|
Application #:
|
09030909
|
Filing Dt:
|
02/26/1998
|
|
Title:
|
TESTING MECHANISM IN A SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE USING AN EXTERNAL CLOCK SIGNAL AND A NON-CONNECTION PININPUT SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/1999
|
Application #:
|
09031105
|
Filing Dt:
|
02/26/1998
|
|
Title:
|
HIGH READ SPEED MULTIVALUED READ ONLY MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2000
|
Application #:
|
09040294
|
Filing Dt:
|
03/18/1998
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/1999
|
Application #:
|
09060295
|
Filing Dt:
|
04/15/1998
|
|
Title:
|
MEMORY DEVICE HAVING SEPARATE DRIVER SECTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2001
|
Application #:
|
09093313
|
Filing Dt:
|
06/09/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING FIELD ISOLATING FILM OF WHICH UPPER SURFACE IS FLAT AND METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2001
|
Application #:
|
09122774
|
Filing Dt:
|
07/27/1998
|
|
Title:
|
CLOCK-SYNCHRONIZING SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/1999
|
Application #:
|
09129894
|
Filing Dt:
|
08/06/1998
|
|
Title:
|
SEMICONDUCTOR MEMORY
|
|
