|
|
Patent #:
|
|
Issue Dt:
|
08/10/1999
|
Application #:
|
09041646
|
Filing Dt:
|
03/13/1998
|
Title:
|
SEMICONDUCTOR COMPONENT WITH MULTI-LEVEL INTERCONNECT SYSTEM AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2000
|
Application #:
|
09042753
|
Filing Dt:
|
03/17/1998
|
Title:
|
PHASE DETECTION APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2000
|
Application #:
|
09044772
|
Filing Dt:
|
03/20/1998
|
Title:
|
PARABOLIC SIGNAL GENERATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2000
|
Application #:
|
09044776
|
Filing Dt:
|
03/20/1998
|
Title:
|
CIRCUIT FOR PRODUCING A CONTRAST VOLTAGE SIGNAL FOR A LIQUID CRYSTAL DISPLAY WHICH USES A DIFFERENTIAL COMPARATOR, CAPACITORS, TRANSMISSION GATES AND FEEDBACK TO REDUCE QUIESCENT CURRENT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2000
|
Application #:
|
09044852
|
Filing Dt:
|
03/20/1998
|
Title:
|
SEMICONDUCTOR DEVICE WITH A COPPER BARRIER LAYER AND FORMATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2000
|
Application #:
|
09046024
|
Filing Dt:
|
03/23/1998
|
Title:
|
METHOD OF TESTING SENSORS AND APPARATUS THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/1999
|
Application #:
|
09046559
|
Filing Dt:
|
02/27/1998
|
Title:
|
METHOD FOR FORMING A SEMICONDUCTOR DEVICE HAVING A HETEROEPITAXIAL LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2000
|
Application #:
|
09048040
|
Filing Dt:
|
03/25/1998
|
Title:
|
METHOD AND APPARATUS IN A COMMUNICATION RECEIVER FOR ESTIMATING SYMBOL TIMING AND CARRIER FREQUENCY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2000
|
Application #:
|
09049221
|
Filing Dt:
|
03/27/1998
|
Title:
|
INTEGRATED CIRCUIT HAVING OUTPUT TIMING CONTROL CIRCUIT AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2000
|
Application #:
|
09049534
|
Filing Dt:
|
03/27/1998
|
Title:
|
DUAL SYSTEM PORTABLE ELECTRONIC COMMUNICATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2000
|
Application #:
|
09050157
|
Filing Dt:
|
03/30/1998
|
Title:
|
METHOD AND APPARATUS FOR REDUCING THE TIME REQUIRED TO TEST AN INTEGRATED CIRCUIT USING SLEW RATE CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2000
|
Application #:
|
09052246
|
Filing Dt:
|
03/31/1998
|
Title:
|
TRI-STATE BUS CONTENTION CIRCUIT PREVENTING FALSE SWITCHING CAUSED BY POOR SYNCHRONIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2000
|
Application #:
|
09052248
|
Filing Dt:
|
03/31/1998
|
Title:
|
DESIGN AND METHODOLOGY FOR MANUFACTURING DATA PROCESSING SYSTEMS HAVING MULTIPLE PROCESSORS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/1999
|
Application #:
|
09053896
|
Filing Dt:
|
04/02/1998
|
Title:
|
VOLTAGE RECOVERY CIRCUIT AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/1999
|
Application #:
|
09053900
|
Filing Dt:
|
03/31/1998
|
Title:
|
MAGNETORESISTIVE RANDOM ACCESS MEMORY DEVICE AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2001
|
Application #:
|
09054541
|
Filing Dt:
|
04/03/1998
|
Title:
|
SILICON CARBIDE TRANSISTOR AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/1999
|
Application #:
|
09054561
|
Filing Dt:
|
04/03/1998
|
Title:
|
METHOD OF FABRICATING A SEMICONDUCTOR DEVICE WITH A THINNED SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2000
|
Application #:
|
09054810
|
Filing Dt:
|
04/03/1998
|
Title:
|
METHOD FOR PERFORMING BRANCH PREDICTION AND RESOLUTION OF TWO OR MORE BRANCH INSTRUCTIONS WITHIN TWO OR MORE BRANCH PREDICTION BUFFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2000
|
Application #:
|
09055119
|
Filing Dt:
|
04/03/1998
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF MAKING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/1999
|
Application #:
|
09055120
|
Filing Dt:
|
04/03/1998
|
Title:
|
ELECTRONIC COMPONENT AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1999
|
Application #:
|
09055121
|
Filing Dt:
|
04/03/1998
|
Title:
|
METHOD AND APPARATUS FOR PROVIDING SURFACE IMAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/1999
|
Application #:
|
09055206
|
Filing Dt:
|
04/06/1998
|
Title:
|
INTEGRATED CIRCUIT INTERCONNECT METHOD AND APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/1999
|
Application #:
|
09055208
|
Filing Dt:
|
04/06/1998
|
Title:
|
METHOD AND APPARATUS FOR GENERATING A STEREOSCOPIC IMAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2003
|
Application #:
|
09055455
|
Filing Dt:
|
04/06/1998
|
Title:
|
SYSTEM AND METHOD OF COMMUNICATING NON-STANDARDIZED ADDRESSES OVER A STANDARDIZED CARRIER NETWORK
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2000
|
Application #:
|
09055457
|
Filing Dt:
|
04/06/1998
|
Title:
|
METHOD FOR MANUFACTURING A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2001
|
Application #:
|
09055510
|
Filing Dt:
|
04/06/1998
|
Title:
|
COPPER INTERCONNECT STRUCTURE AND METHOD OF FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/1999
|
Application #:
|
09055731
|
Filing Dt:
|
04/07/1998
|
Title:
|
MAGNETORESISTIVE RANDOM ACCESS MEMORY DEVICE PROVIDING SIMULTANEOUS READING OF TWO CELLS AND OPERATING METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2000
|
Application #:
|
09058929
|
Filing Dt:
|
04/13/1998
|
Title:
|
METHOD OF PROCESSING A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2000
|
Application #:
|
09059818
|
Filing Dt:
|
04/14/1998
|
Title:
|
INTEGRATED CIRCUIT HAVING SINGLE PROGRAMMABLE PULL DEVICE CONFIGURED TO ENABLE/DISABLE FIRST FUNCTION IN FAVOR OF SECOND FUNCTION ACCORDING TO PREDETERMINED SCHEME BEFORE/AFTER RESET
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/1999
|
Application #:
|
09061299
|
Filing Dt:
|
04/16/1998
|
Title:
|
CONTROL CIRCUIT AND METHOD FOR A TEMPERATURE SENSITIVE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/1999
|
Application #:
|
09061953
|
Filing Dt:
|
04/17/1998
|
Title:
|
SYNCHRONOUS PIPELINED BURST MEMORY AND METHOD FOR OPERATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2000
|
Application #:
|
09061958
|
Filing Dt:
|
04/17/1998
|
Title:
|
DATA PROCESSING SYSTEM HAVING A PROTOCOL TIMER FOR AUTONOMOUSLY PROVIDING TIME BASED INTERRUPTS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2001
|
Application #:
|
09061974
|
Filing Dt:
|
04/17/1998
|
Title:
|
METHOD AND APPARATUS FOR PERFORMING ACCESS CENSORSHIP IN A DATA PROCESSING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2001
|
Application #:
|
09061975
|
Filing Dt:
|
04/17/1998
|
Title:
|
DATA PROCESSING SYSTEM FOR PROCESSING VECTOR DATA AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2000
|
Application #:
|
09061983
|
Filing Dt:
|
04/17/1998
|
Title:
|
METHOD AND APPARATUS FOR TESTING AN INTEGRATED MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/1999
|
Application #:
|
09062100
|
Filing Dt:
|
04/17/1998
|
Title:
|
DATA PROCESSING SYSTEM AND METHOD OF PERMUTATION WITH REPLICATION WITHIN A VECTOR REGISTER FILE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2001
|
Application #:
|
09062152
|
Filing Dt:
|
04/17/1998
|
Title:
|
METHOD AND APPARATUS FOR GENERATING ELEMENTS OF A SECOND VECTOR FROM A FIRST VECTOR BY GENERATING VECTOR ELEMENTS OF THE SECOND VECTOR FROM A TABLE WITH PRESELECTED OFFSET
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2001
|
Application #:
|
09062571
|
Filing Dt:
|
04/20/1998
|
Title:
|
MULTI-WAY CACHE APPARATUS AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2000
|
Application #:
|
09062678
|
Filing Dt:
|
04/20/1998
|
Title:
|
STACKED PFET OFF-CHIP DRIVER WITH A LATCH BIAS GENERATOR FOR OVERVOLTAGE PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2000
|
Application #:
|
09062685
|
Filing Dt:
|
04/20/1998
|
Title:
|
CIRCUIT FOR USE IN A VITERBI DECODER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2000
|
Application #:
|
09062952
|
Filing Dt:
|
04/20/1998
|
Title:
|
DATA PROCESSING SYSTEM HAVING SELECTABLE EXCEPTION TABLE RELOCATION AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2000
|
Application #:
|
09063540
|
Filing Dt:
|
04/21/1998
|
Title:
|
WIRE BONDING SUPPORT STRUCTURE AND METHOD FOR COUPLING A SEMICONDUCTOR CHIP TO A LEADFRAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/1999
|
Application #:
|
09064075
|
Filing Dt:
|
04/22/1998
|
Title:
|
TEMPERATURE DETECTION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/1999
|
Application #:
|
09064076
|
Filing Dt:
|
04/22/1998
|
Title:
|
METHOD OF FORMING A SEMICONDUCTOR DEVICE HAVING A STACKED CAPACITOR STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2001
|
Application #:
|
09066012
|
Filing Dt:
|
04/24/1998
|
Title:
|
OPTIMIZATION OF ORDERED STORES ON A PIPELINED BUS VIA SELF-INITIATED RETRY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2000
|
Application #:
|
09066014
|
Filing Dt:
|
04/24/1998
|
Title:
|
MULTI-STAGE PIPELINED DATA COALESCING FOR IMPROVED FREQUENCY OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2001
|
Application #:
|
09066961
|
Filing Dt:
|
04/27/1998
|
Title:
|
SYSTEM AND METHOD FOR INTERLOCKING BARRIER OPERATIONS IN LOAD AND STORE QUEUES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/1999
|
Application #:
|
09067026
|
Filing Dt:
|
04/27/1998
|
Title:
|
NON-VOLATILE MEMORY WITH OVER-PROGRAM PROTECTION AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2000
|
Application #:
|
09067102
|
Filing Dt:
|
04/27/1998
|
Title:
|
DEVELOPMENT INTERFACE FOR A DATA PROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2000
|
Application #:
|
09067147
|
Filing Dt:
|
04/27/1998
|
Title:
|
SIGMA-DELTA MODULATOR AND METHOD FOR DIGITIZING A SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2001
|
Application #:
|
09067757
|
Filing Dt:
|
04/27/1998
|
Title:
|
RETIMING METHOD AND MEANS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2000
|
Application #:
|
09069028
|
Filing Dt:
|
04/28/1998
|
Title:
|
CIRCUIT DESIGN VERIFICATION TOOL AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2000
|
Application #:
|
09069244
|
Filing Dt:
|
04/29/1998
|
Title:
|
METHOD FOR MAKING A FERROELECTRIC SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2000
|
Application #:
|
09069338
|
Filing Dt:
|
04/29/1998
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2000
|
Application #:
|
09069348
|
Filing Dt:
|
04/29/1998
|
Title:
|
INTEGRATED TEMPERATURE SENSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2000
|
Application #:
|
09069426
|
Filing Dt:
|
04/29/1998
|
Title:
|
METHOD FOR MEASURING TIME AND STRUCTURE THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2001
|
Application #:
|
09071185
|
Filing Dt:
|
05/01/1998
|
Title:
|
SADDLE BRACKET FOR SOLID STATE PRESSURE GAUGE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2000
|
Application #:
|
09071323
|
Filing Dt:
|
05/01/1998
|
Title:
|
PROTECTION CIRCUIT FOR A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2001
|
Application #:
|
09071623
|
Filing Dt:
|
05/01/1998
|
Title:
|
DIFFERENTIAL CAPACITOR STRUCTURE AND METHOD OF FORMING SEMI-CIRCULAR SUPPORT ARMS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2001
|
Application #:
|
09072052
|
Filing Dt:
|
05/04/1998
|
Title:
|
ALIGNMENT METHOD FOR SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2001
|
Application #:
|
09072053
|
Filing Dt:
|
05/04/1998
|
Title:
|
TRANSPARENT COMPOUND AND APPLICATIONS FOR ITS USE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2000
|
Application #:
|
09072056
|
Filing Dt:
|
05/04/1998
|
Title:
|
MIXER CIRCUIT AND COMMUNICATION DEVICE USING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2001
|
Application #:
|
09072058
|
Filing Dt:
|
05/04/1998
|
Title:
|
SEMICONDUCTOR DIE ATTACH METHOD AND APPARATUS THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2003
|
Application #:
|
09072169
|
Filing Dt:
|
05/04/1998
|
Title:
|
CARRIER ASSEMBLY FOR CHEMICAL MECHANICAL PLANARIZATION SYSTEMS AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2000
|
Application #:
|
09072196
|
Filing Dt:
|
05/04/1998
|
Title:
|
SUPPORT STRUCTURE, ELECTRONIC ASSEMBLY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2000
|
Application #:
|
09072197
|
Filing Dt:
|
05/04/1998
|
Title:
|
OHMIC CONTACT AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2000
|
Application #:
|
09072256
|
Filing Dt:
|
05/04/1998
|
Title:
|
METHOD OF MAKING A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2001
|
Application #:
|
09072339
|
Filing Dt:
|
05/04/1998
|
Title:
|
3-D SMART POWER IC
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2000
|
Application #:
|
09072756
|
Filing Dt:
|
05/04/1998
|
Title:
|
IN-SITU ENDPOINT DETECTION FOR MEMBRANE FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2004
|
Application #:
|
09075767
|
Filing Dt:
|
05/11/1998
|
Title:
|
METHOD FOR FORMING AN INTERGRATED CIRCUIT HAVING A BONDING PAD AND A FUSE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2000
|
Application #:
|
09076048
|
Filing Dt:
|
05/11/1998
|
Title:
|
BALL GRID ARRAY WITH RECESSED SOLDER BALLS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2000
|
Application #:
|
09076149
|
Filing Dt:
|
05/12/1998
|
Title:
|
METHOD AND APPARATUS FOR LEVERAGING HISTORY BITS TO OPTIMIZE MEMORY REFRESH PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2000
|
Application #:
|
09076412
|
Filing Dt:
|
05/12/1998
|
Title:
|
CIRCUIT FOR TRACKING RAPID CHANGES IN MID-POINT VOLTAGE OF A DATA SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2000
|
Application #:
|
09076992
|
Filing Dt:
|
05/13/1998
|
Title:
|
METHOD AND APPARATUS FOR ACCURATE SYNCHRONIZATION USING SYMBOL DECISION FEEDBACK
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/1999
|
Application #:
|
09078115
|
Filing Dt:
|
05/13/1998
|
Title:
|
HIGH DENSITY INTERCONNECT SUBSTRATE AND METHOD OF MANUFACTURING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2000
|
Application #:
|
09078159
|
Filing Dt:
|
05/13/1998
|
Title:
|
BUFFER CIRCUIT, MEMORY DEVICE, AND INTEGRATED CIRCUIT FOR RECEIVING DIGITAL SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2001
|
Application #:
|
09078786
|
Filing Dt:
|
05/14/1998
|
Title:
|
COUPLING NOISE REDUCTION TECHNIQUE USING RESET TIMING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2000
|
Application #:
|
09079843
|
Filing Dt:
|
05/15/1998
|
Title:
|
PHASE-LOCKED LOOP SYSTEM AND METHOD FOR MODIFYING AN OUTPUT TRANSITION TIME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/1999
|
Application #:
|
09080480
|
Filing Dt:
|
05/18/1998
|
Title:
|
ENHANCEMENT-MODE FERROELECTRIC SEMICONDUCTOR DEVICE HAVING NON-SELF- ALIGNED SOURCE/DRAIN IMPLANT REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2001
|
Application #:
|
09080809
|
Filing Dt:
|
05/18/1998
|
Title:
|
METHOD FOR PROTECTING THE EDGE EXCLUSION OF A SEMICONDUCTOR WAFER FROM COPPER PLATING THROUGH USE OF AN EDGE EXCLUSION MASKING LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2000
|
Application #:
|
09080941
|
Filing Dt:
|
05/19/1998
|
Title:
|
METHOD OF PROBING A SUBSTRATE INCLUDING MEASURING FOR PLANARITY AND PROBING THE SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2000
|
Application #:
|
09082213
|
Filing Dt:
|
05/20/1998
|
Title:
|
ELECTRICALLY PROGRAMMABLE MEMORY AND METHOD OF PROGRAMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2001
|
Application #:
|
09084276
|
Filing Dt:
|
05/26/1998
|
Title:
|
INERT PLASMA GAS SURFACE CLEANING PROCESS PERFORMED INSITU WITH PHYSICAL VAPOR DEPOSITION (PVD) OF A LAYER OF MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2000
|
Application #:
|
09084280
|
Filing Dt:
|
05/26/1998
|
Title:
|
CAPPED SHALLOW TRENCH ISOLATION AND METHOD OF FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2000
|
Application #:
|
09086072
|
Filing Dt:
|
05/28/1998
|
Title:
|
METHOD FOR TESTING A SEMICONDUCTOR DEVICE AND SEMICONDUCTOR DEVICE TESTED THEREBY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2002
|
Application #:
|
09086628
|
Filing Dt:
|
05/29/1998
|
Title:
|
DIGITAL TONE GENERATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2001
|
Application #:
|
09086740
|
Filing Dt:
|
05/29/1998
|
Title:
|
SENSOR AND METHOD OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2000
|
Application #:
|
09086741
|
Filing Dt:
|
05/29/1998
|
Title:
|
CUSTOMIZABLE INSTRUCTION SET PROCESSOR WITH NON-CONFIGURABLE/CONFIGURABLE DECODING UNITS AND NON-CONFIGURABLE/CONFIGURAVBLE EXECUTION UNITS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2000
|
Application #:
|
09087699
|
Filing Dt:
|
06/01/1998
|
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICES AND APPARATUS THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2000
|
Application #:
|
09087884
|
Filing Dt:
|
06/01/1998
|
Title:
|
METHOD AND APPARATUS FOR VISUALLY INSPECTING AN OBJECT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/1999
|
Application #:
|
09088002
|
Filing Dt:
|
06/01/1998
|
Title:
|
AMPLIFIER AND METHOD OF CANCELING DISTORTION BY COMBINING HYPERBOLIC TANGENT AND HYPERBOLIC SINE TRANSFER FUNCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/1999
|
Application #:
|
09088013
|
Filing Dt:
|
06/01/1998
|
Title:
|
PROCESS FOR FORMING A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2000
|
Application #:
|
09088019
|
Filing Dt:
|
06/01/1998
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/1999
|
Application #:
|
09088026
|
Filing Dt:
|
06/01/1998
|
Title:
|
SUBSTRATE FOR TRANSFERRING BUMPS AND METHOD OF USE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2000
|
Application #:
|
09088027
|
Filing Dt:
|
06/01/1998
|
Title:
|
METHOD OF CHANGING THE POWER DISSIPATION ACROSS AN ARRAY OF TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/1999
|
Application #:
|
09088356
|
Filing Dt:
|
06/01/1998
|
Title:
|
POWER AMPLIFIER OUTPUT MODULE FOR DUAL-MODE DIGITAL SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/1999
|
Application #:
|
09089592
|
Filing Dt:
|
06/02/1998
|
Title:
|
APPARATUS AND METHOD FOR ACQUIRING MULTIPLE IMAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/1999
|
Application #:
|
09089719
|
Filing Dt:
|
06/03/1998
|
Title:
|
MICROCONTROLLER HAVING A NON-VOLATILE MEMORY AND A METHOD FOR SELECTING AN OPERATIONAL MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2001
|
Application #:
|
09089720
|
Filing Dt:
|
06/03/1998
|
Title:
|
METHOD OF FORMING A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2000
|
Application #:
|
09089721
|
Filing Dt:
|
06/03/1998
|
Title:
|
DYNAMIC BUS ARBITRATION PRIORITY AND TASK SWITCHING BASED ON SHARED MEMORY FULLNESS IN A MULTI-PROCESSOR SYSTEM
|
|