Total properties:
21
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2012
|
Application #:
|
09539458
|
Filing Dt:
|
03/30/2000
|
Title:
|
METHOD AND SYSTEM FOR PROVIDING CONTACT TO A FIRST POLYSILICON LAYER IN A FLASH MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2011
|
Application #:
|
09591266
|
Filing Dt:
|
06/09/2000
|
Title:
|
ANTI-REFLECTIVE INTERPOLY DIELECTRIC
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2002
|
Application #:
|
09667347
|
Filing Dt:
|
09/22/2000
|
Title:
|
Serial sequencing of automatic program disturb erase verify during a fast erase mode
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2007
|
Application #:
|
09805273
|
Filing Dt:
|
03/13/2001
|
Title:
|
A METHOD OF FORMING HIGHLY CONDUCTIVE SEMICONDUCTOR STRUCTURES VIA PLASMA ETCH
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2007
|
Application #:
|
10151595
|
Filing Dt:
|
05/16/2002
|
Title:
|
SEMICONDUCTOR DEVICE WITH HIGH CONDUCTIVITY REGION USING SHALLOW TRENCH
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10155767
|
Filing Dt:
|
05/24/2002
|
Publication #:
|
|
Pub Dt:
|
11/27/2003
| | | | |
Title:
|
Stepped pre-erase voltages for mirrorbit erase
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2010
|
Application #:
|
10273184
|
Filing Dt:
|
10/18/2002
|
Title:
|
NITRIDATION OF GATE OXIDE BY LASER PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2008
|
Application #:
|
10277395
|
Filing Dt:
|
10/22/2002
|
Publication #:
|
|
Pub Dt:
|
09/18/2003
| | | | |
Title:
|
SHALLOW TRENCH ISOLATION APPROACH FOR IMPROVED STI CORNER ROUNDING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2007
|
Application #:
|
10314591
|
Filing Dt:
|
12/09/2002
|
Publication #:
|
|
Pub Dt:
|
06/10/2004
| | | | |
Title:
|
SELF ALIGNED MEMORY ELEMENT AND WORDLINE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2007
|
Application #:
|
10431321
|
Filing Dt:
|
05/06/2003
|
Title:
|
A METHOD FOR MANUFACTURING A DOUBLE BITLINE IMPLANT
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10689298
|
Filing Dt:
|
10/20/2003
|
Publication #:
|
|
Pub Dt:
|
04/29/2004
| | | | |
Title:
|
Method and system for reducing short channel effects in a memory device by reduction of drain thermal cycling
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10817131
|
Filing Dt:
|
04/02/2004
|
Publication #:
|
|
Pub Dt:
|
10/13/2005
| | | | |
Title:
|
In-situ surface treatment for memory cell formation
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2009
|
Application #:
|
10817186
|
Filing Dt:
|
04/02/2004
|
Title:
|
USING ORGANIC SEMICONDUCTOR MEMORY IN CONJUNCTION WITH A MEMS ACTUATOR FOR AN ULTRA HIGH DENSITY MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2009
|
Application #:
|
10817467
|
Filing Dt:
|
04/02/2004
|
Publication #:
|
|
Pub Dt:
|
10/13/2005
| | | | |
Title:
|
POLYMER DIELECTRICS FOR MEMORY ELEMENT ARRAY INTERCONNECT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2014
|
Application #:
|
10927692
|
Filing Dt:
|
08/27/2004
|
Title:
|
MEMORY DEVICES CONTAINING A HIGH-K DIELECTRIC LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
10978845
|
Filing Dt:
|
11/01/2004
|
Title:
|
METHOD OF MAKING AN ORGANIC MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2008
|
Application #:
|
10983919
|
Filing Dt:
|
11/08/2004
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
Title:
|
CONTROL OF MEMORY DEVICES POSSESSING VARIABLE RESISTANCE CHARACTERISTICS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11000685
|
Filing Dt:
|
12/01/2004
|
Publication #:
|
|
Pub Dt:
|
06/01/2006
| | | | |
Title:
|
Polymer-based transistor devices, methods, and systems
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2007
|
Application #:
|
11034071
|
Filing Dt:
|
01/12/2005
|
Title:
|
VARIABLE DENSITY AND VARIABLE PERSISTENT ORGANIC MEMORY DEVICES, METHODS, AND FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2008
|
Application #:
|
11102004
|
Filing Dt:
|
04/08/2005
|
Title:
|
ETCH-BACK PROCESS FOR CAPPING A POLYMER MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2008
|
Application #:
|
11251999
|
Filing Dt:
|
10/17/2005
|
Title:
|
STACKED ORGANIC MEMORY DEVICES AND METHODS OF OPERATING AND FABRICATING
|
|