skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:019047/0683   Pages: 6
Recorded: 03/22/2007
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 35
1
Patent #:
7012298
Issue Dt:
03/14/2006
Application #:
10211317
Filing Dt:
08/05/2002
Title:
NON-VOLATILE MEMORY DEVICE
2
Patent #:
6961301
Issue Dt:
11/01/2005
Application #:
10221682
Filing Dt:
09/13/2002
Publication #:
US20030048710
Pub Dt:
03/13/2003
Title:
OPTICAL DISK HAVING SYNCHRONIZATION REGION FORMED BETWEEN PRE-RECORDED AREA AND RECORDABLE AREA
3
Patent #:
6660588
Issue Dt:
12/09/2003
Application #:
10244229
Filing Dt:
09/16/2002
Title:
HIGH DENSITY FLOATING GATE FLASH MEMORY AND FABRICATION PROCESSES THEREFOR
4
Patent #:
6833297
Issue Dt:
12/21/2004
Application #:
10265001
Filing Dt:
10/04/2002
Title:
METHOD FOR REDUCING DRAIN INDUCED BARRIER LOWERING IN A MEMORY DEVICE
5
Patent #:
6795357
Issue Dt:
09/21/2004
Application #:
10283590
Filing Dt:
10/30/2002
Title:
METHOD FOR READING A NON-VOLATILE MEMORY CELL
6
Patent #:
6867119
Issue Dt:
03/15/2005
Application #:
10284866
Filing Dt:
10/30/2002
Publication #:
US20040084711
Pub Dt:
05/06/2004
Title:
NITROGEN OXIDATION TO REDUCE ENCROACHMENT
7
Patent #:
6819615
Issue Dt:
11/16/2004
Application #:
10285909
Filing Dt:
10/31/2002
Title:
MEMORY DEVICE HAVING RESISTIVE ELEMENT COUPLED TO REFERENCE CELL FOR IMPROVED RELIABILITY
8
Patent #:
6870183
Issue Dt:
03/22/2005
Application #:
10287612
Filing Dt:
11/04/2002
Publication #:
US20040084670
Pub Dt:
05/06/2004
Title:
STACKED ORGANIC MEMORY DEVICES AND METHODS OF OPERATING AND FABRICATING
9
Patent #:
6770905
Issue Dt:
08/03/2004
Application #:
10314054
Filing Dt:
12/05/2002
Title:
IMPLANTATION FOR THE FORMATION OF CUX LAYER IN AN ORGANIC MEMORY DEVICE
10
Patent #:
6751146
Issue Dt:
06/15/2004
Application #:
10338333
Filing Dt:
01/07/2003
Title:
SYSTEM AND METHOD FOR CHARGE RESTORATION IN A NON-VOLATILE MEMORY DEVICE
11
Patent #:
6885590
Issue Dt:
04/26/2005
Application #:
10341881
Filing Dt:
01/14/2003
Title:
MEMORY DEVICE HAVING A P+ GATE AND THIN BOTTOM OXIDE AND METHOD OF ERASING SAME
12
Patent #:
6888763
Issue Dt:
05/03/2005
Application #:
10358498
Filing Dt:
02/04/2003
Title:
COMPENSATED OSCILLATOR CIRCUIT FOR CHARGE PUMPS
13
Patent #:
6894473
Issue Dt:
05/17/2005
Application #:
10379744
Filing Dt:
03/05/2003
Title:
FAST BANDGAP REFERENCE CIRCUIT FOR USE IN A LOW POWER SUPPLY A/D BOOSTER
14
Patent #:
6878589
Issue Dt:
04/12/2005
Application #:
10431322
Filing Dt:
05/06/2003
Title:
METHOD AND SYSTEM FOR IMPROVING SHORT CHANNEL EFFECT ON A FLOATING GATE DEVICE
15
Patent #:
6960783
Issue Dt:
11/01/2005
Application #:
10436786
Filing Dt:
05/13/2003
Publication #:
US20040227136
Pub Dt:
11/18/2004
Title:
ERASING AND PROGRAMMING AN ORGANIC MEMORY DEVICE AND METHOD OF FABRICATING
16
Patent #:
6977389
Issue Dt:
12/20/2005
Application #:
10452877
Filing Dt:
06/02/2003
Publication #:
US20040238864
Pub Dt:
12/02/2004
Title:
PLANAR POLYMER MEMORY DEVICE
17
Patent #:
6917068
Issue Dt:
07/12/2005
Application #:
10454517
Filing Dt:
06/05/2003
Title:
SEMICONDUTOR DEVICE HAVING CONDUCTIVE STRUCTURES FORMED NEAR A GATE ELECTRODE
18
Patent #:
6939766
Issue Dt:
09/06/2005
Application #:
10616804
Filing Dt:
07/09/2003
Title:
METHOD FOR FABRICATING A FLASH MEMORY DEVICE
19
Patent #:
6937518
Issue Dt:
08/30/2005
Application #:
10617971
Filing Dt:
07/10/2003
Title:
PROGRAMMING OF A FLASH MEMORY CELL
20
Patent #:
6897518
Issue Dt:
05/24/2005
Application #:
10618191
Filing Dt:
07/10/2003
Title:
FLASH MEMORY CELL HAVING REDUCED LEAKAGE CURRENT
21
Patent #:
6939770
Issue Dt:
09/06/2005
Application #:
10618514
Filing Dt:
07/11/2003
Title:
METHOD OF FABRICATING SEMICONDUCTOR DEVICE HAVING TRIPLE LDD STRUCTURE AND LOWER GATE RESISTANCE FORMED WITH A SINGLE IMPLANT PROCESS
22
Patent #:
6778437
Issue Dt:
08/17/2004
Application #:
10635974
Filing Dt:
08/07/2003
Title:
MEMORY CIRCUIT FOR PROVIDING WORD LINE REDUNDANCY IN A MEMORY SECTOR
23
Patent #:
7067381
Issue Dt:
06/27/2006
Application #:
10636336
Filing Dt:
08/06/2003
Title:
STRUCTURE AND METHOD TO REDUCE DRAIN INDUCED BARRIER LOWERING
24
Patent #:
7116154
Issue Dt:
10/03/2006
Application #:
10636337
Filing Dt:
08/06/2003
Publication #:
US20050030087
Pub Dt:
02/10/2005
Title:
LOW POWER CHARGE PUMP
25
Patent #:
6812514
Issue Dt:
11/02/2004
Application #:
10660420
Filing Dt:
09/10/2003
Title:
HIGH DENSITY FLOATING GATE FLASH MEMORY AND FABRICATION PROCESSES THEREFOR
26
Patent #:
7026230
Issue Dt:
04/11/2006
Application #:
10662011
Filing Dt:
09/11/2003
Title:
METHOD FOR FABRICATING A MEMORY DEVICE
27
Patent #:
6908816
Issue Dt:
06/21/2005
Application #:
10696234
Filing Dt:
10/28/2003
Title:
METHOD FOR FORMING A DIELECTRIC SPACER IN A NON-VOLATILE MEMORY DEVICE
28
Patent #:
6950344
Issue Dt:
09/27/2005
Application #:
10721643
Filing Dt:
11/24/2003
Title:
READING FLASH MEMORY
29
Patent #:
7011998
Issue Dt:
03/14/2006
Application #:
10756573
Filing Dt:
01/12/2004
Title:
HIGH VOLTAGE TRANSISTOR SCALING TILT ION IMPLANT METHOD
30
Patent #:
7009271
Issue Dt:
03/07/2006
Application #:
10823972
Filing Dt:
04/13/2004
Title:
MEMORY DEVICE WITH AN ALTERNATING VSS INTERCONNECTION
31
Patent #:
7109555
Issue Dt:
09/19/2006
Application #:
10835341
Filing Dt:
04/28/2004
Title:
METHOD FOR PROVIDING SHORT CHANNEL EFFECT CONTROL USING A SILICIDE VSS LINE
32
Patent #:
6979837
Issue Dt:
12/27/2005
Application #:
10848679
Filing Dt:
05/19/2004
Publication #:
US20040217347
Pub Dt:
11/04/2004
Title:
STACKED ORGANIC MEMORY DEVICES AND METHODS OF OPERATING AND FABRICATING
33
Patent #:
6995423
Issue Dt:
02/07/2006
Application #:
10878091
Filing Dt:
06/28/2004
Publication #:
US20040232470
Pub Dt:
11/25/2004
Title:
MEMORY DEVICE HAVING A P+ GATE AND THIN BOTTOM OXIDE AND METHOD OF ERASING SAME
34
Patent #:
7020022
Issue Dt:
03/28/2006
Application #:
10887782
Filing Dt:
07/09/2004
Title:
METHOD OF REFERENCE CELL DESIGN FOR OPTIMIZED MEMORY CIRCUIT YIELD
35
Patent #:
7084458
Issue Dt:
08/01/2006
Application #:
11120690
Filing Dt:
05/02/2005
Title:
A SEMICONDUCTOR DEVICE HAVING TRIPLE LDD STRUCTURE AND LOWER GATE RESISTANCE FORMED WITH A SINGLE IMPLANT PROCESS
Assignor
1
ADVANCED MICRO DEVICES, INC.
Exec Dt:
01/31/2007
Assignee
1
SPANSION INC.
915 DEGUIGNE DRIVE, P.O. BOX 3453
MAIL STOP 250
SUNNYVALE, CALIFORNIA 94088-3453
Correspondence name and address
RAYMOND E. FRITZ
915 DEGUIGNE DRIVE, P.O. BOX 3453
MAIL STOP 250
SUNNYVALE, CA 94088-3453

Search Results as of: 04/29/2024 10:33 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT