skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:019047/0718   Pages: 6
Recorded: 03/22/2007
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 35
1
Patent #:
Issue Dt:
08/24/2004
Application #:
10282459
Filing Dt:
10/29/2002
Title:
BUFFER DRIVER CIRCUIT FOR PRODUCING A FAST, STABLE, AND ACCURATE REFERENCE VOLTAGE
2
Patent #:
Issue Dt:
02/22/2005
Application #:
10288871
Filing Dt:
11/05/2002
Title:
METHOD OF ALTERNATING GROUNDED/FLOATING POLY LINES TO MONITOR SHORTS
3
Patent #:
Issue Dt:
03/23/2004
Application #:
10292121
Filing Dt:
11/12/2002
Title:
FABRICATION OF SHALLOW TRENCH ISOLATION STRUCTURES WITH ROUNDED CORNER AND SELF-ALIGNED GATE
4
Patent #:
Issue Dt:
07/27/2004
Application #:
10302672
Filing Dt:
11/22/2002
Publication #:
Pub Dt:
05/27/2004
Title:
CASCODE AMPLIFIER CIRCUIT FOR PRODUCING A FAST, STABLE AND ACCURATE BIT LINE VOLTAGE
5
Patent #:
Issue Dt:
09/30/2003
Application #:
10306080
Filing Dt:
11/26/2002
Title:
MEMORY CIRCUIT FOR SUPPRESSING BIT LINE CURRENT LEAKAGE
6
Patent #:
Issue Dt:
05/04/2004
Application #:
10313444
Filing Dt:
12/05/2002
Title:
CIRCUIT FOR ACCURATE MEMORY READ OPERATIONS
7
Patent #:
Issue Dt:
05/18/2004
Application #:
10313454
Filing Dt:
12/05/2002
Title:
STRUCTURE AND METHOD FOR REDUCING CHARGE LOSS IN A MEMORY CELL
8
Patent #:
Issue Dt:
04/06/2004
Application #:
10313676
Filing Dt:
12/05/2002
Title:
EFFICIENT METHOD TO DETECT PROCESS INDUCED DEFECTS IN THE GATE STACK OF FLASH MEMORY DEVICES
9
Patent #:
Issue Dt:
12/07/2004
Application #:
10315458
Filing Dt:
12/09/2002
Title:
DISCONTINUOUS NITRIDE STRUCTURE FOR NON-VOLATILE TRANSISTORS
10
Patent #:
Issue Dt:
04/18/2006
Application #:
10320910
Filing Dt:
12/17/2002
Title:
DIFFERENTIALLY MIS-ALIGNED CONTACTS IN FLASH ARRAYS TO CALIBRATE FAILURE MODES
11
Patent #:
Issue Dt:
09/28/2004
Application #:
10342032
Filing Dt:
01/14/2003
Title:
FLASH MEMORY DEVICES WITH OXYNITRIDE DIELECTRIC AS THE CHARGE STORAGE MEDIA
12
Patent #:
Issue Dt:
06/08/2004
Application #:
10348732
Filing Dt:
01/21/2003
Title:
MEMORY CIRCUIT ARRANGEMENT FOR PROGRAMMING A MEMORY CELL
13
Patent #:
Issue Dt:
07/27/2004
Application #:
10352658
Filing Dt:
01/28/2003
Title:
NOVEL NON-VOLATILE MEMORY CELL AND METHOD OF PROGRAMMING FOR IMPROVED DATA RETENTION
14
Patent #:
Issue Dt:
07/27/2004
Application #:
10361378
Filing Dt:
02/10/2003
Title:
SELECTION CIRCUIT FOR ACCURATE MEMORY READ OPERATIONS
15
Patent #:
Issue Dt:
12/30/2003
Application #:
10361455
Filing Dt:
02/10/2003
Title:
METHOD FOR FABRICATING DEVICES IN CORE AND PERIPHERY SEMICONDUCTOR REGIONS USING DUAL SPACERS
16
Patent #:
Issue Dt:
07/27/2004
Application #:
10364569
Filing Dt:
02/10/2003
Title:
STRUCTURE AND METHOD FOR SUPPRESSING OXIDE ENCROACHMENT IN A FLOATING GATE MEMORY CELL
17
Patent #:
Issue Dt:
06/01/2004
Application #:
10382731
Filing Dt:
03/05/2003
Title:
MEMORY ARRAY HAVING SHALLOW BIT LINE WITH SILICIDE CONTACT PORTION AND METHOD OF FORMATION
18
Patent #:
Issue Dt:
07/04/2006
Application #:
10384856
Filing Dt:
03/10/2003
Title:
METHOD AND SYSTEM FOR APPLYING TESTING VOLTAGE SIGNAL
19
Patent #:
Issue Dt:
07/20/2004
Application #:
10384936
Filing Dt:
03/10/2003
Title:
METHOD AND SYSTEM FOR DETECTING DEFECTIVE MATERIAL SURROUNDING FLASH MEMORY CELLS
20
Patent #:
Issue Dt:
06/01/2004
Application #:
10387617
Filing Dt:
03/13/2003
Title:
CIRCUIT FOR FAST AND ACCURATE MEMORY READ OPERATIONS
21
Patent #:
Issue Dt:
11/08/2005
Application #:
10459576
Filing Dt:
06/12/2003
Publication #:
Pub Dt:
12/16/2004
Title:
NON-VOLATILE MEMORY DEVICE
22
Patent #:
Issue Dt:
04/04/2006
Application #:
10617450
Filing Dt:
07/11/2003
Publication #:
Pub Dt:
01/13/2005
Title:
UNDOPED OXIDE LINER/BPSG FOR IMPROVED DATA RETENTION
23
Patent #:
Issue Dt:
06/13/2006
Application #:
10617451
Filing Dt:
07/11/2003
Publication #:
Pub Dt:
01/13/2005
Title:
PECVD SILICON-RICH OXIDE LAYER FOR REDUCED UV CHARGING
24
Patent #:
Issue Dt:
07/18/2006
Application #:
10618156
Filing Dt:
07/11/2003
Title:
MEMORY STRUCTURE HAVING TUNABLE INTERLAYER DIELECTRIC AND METHOD FOR FABRICATING SAME
25
Patent #:
Issue Dt:
06/13/2006
Application #:
10635089
Filing Dt:
08/06/2003
Title:
MEMORY DEVICE AND METHOD OF SIMULTANEOUS FABRICATION OF CORE AND PERIPHERY OF SAME
26
Patent #:
Issue Dt:
01/17/2006
Application #:
10635781
Filing Dt:
08/06/2003
Title:
MEMORY DEVICE HAVING SILICIDED BITLINES AND METHOD OF FORMING THE SAME
27
Patent #:
Issue Dt:
05/24/2005
Application #:
10636162
Filing Dt:
08/07/2003
Title:
TEST STRUCTURE FOR DETERMINING ELECTROMIGRATION AND INTERLAYER DIELECTRIC FAILURE
28
Patent #:
Issue Dt:
11/08/2005
Application #:
10683631
Filing Dt:
10/10/2003
Title:
RECESSED CHANNEL
29
Patent #:
Issue Dt:
06/07/2005
Application #:
10684890
Filing Dt:
10/14/2003
Title:
NON VOLATILE CHARGE TRAPPING DIELECTRIC MEMORY CELL STRUCTURE WITH GATE HOLE INJECTION ERASE
30
Patent #:
Issue Dt:
03/22/2005
Application #:
10701780
Filing Dt:
11/05/2003
Title:
METHOD AND STRUCTURE FOR PROTECTING NROM DEVICES FROM INDUCED CHARGE DAMAGE DURING DEVICE FABRICATION
31
Patent #:
Issue Dt:
08/23/2005
Application #:
10726508
Filing Dt:
12/04/2003
Publication #:
Pub Dt:
06/09/2005
Title:
FLASH MEMORY DEVICE
32
Patent #:
Issue Dt:
10/25/2005
Application #:
10770010
Filing Dt:
02/03/2004
Title:
NON -VOLATILE MEMORY DEVICE
33
Patent #:
Issue Dt:
03/28/2006
Application #:
10770245
Filing Dt:
02/02/2004
Title:
DISPOSABLE HARD MASK FOR MEMORY BITLINE SCALING
34
Patent #:
Issue Dt:
06/27/2006
Application #:
10819162
Filing Dt:
04/07/2004
Title:
FLASH MEMORY DEVICE AND METHOD OF FORMING THE SAME WITH IMPROVED GATE BREAKDOWN AND ENDURANCE
35
Patent #:
Issue Dt:
04/26/2005
Application #:
10844116
Filing Dt:
05/12/2004
Title:
CASCODE AMPLIFIER CIRCUIT FOR GENERATING AND MAINTAINING A FAST, STABLE AND ACCURATE BIT LINE VOLTAGE
Assignor
1
Exec Dt:
01/31/2007
Assignee
1
915 DEGUIGNE DRIVE, P.O. BOX 3453
MAIL STOP 250
SUNNYVALE, CALIFORNIA 94088-3453
Correspondence name and address
RAYMOND E. FRITZ
915 DEGUIGNE DRIVE, P.O. BOX 3453
MAIL STOP 250
SUNNYVALE, CA 94088-3453

Search Results as of: 05/11/2024 08:54 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT