|
Total properties:
29
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/1987
|
Application #:
|
06675379
|
Filing Dt:
|
11/27/1984
|
|
Title:
|
METHOD AND STRUCTURE FOR DISABLING AND REPLACING DEFECTIVE MEMORY IN A PROM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/1994
|
Application #:
|
08165445
|
Filing Dt:
|
12/10/1993
|
|
Title:
|
METHOD OF MAKING A FLASH EPROM DEVICE UTILIZING A SINGLE MASKING STEP FOR ETCHING AND IMPLANTING SOURCE REGIONS WITHIN THE EPROM CORE AND REDUNDANCY AREAS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/1997
|
Application #:
|
08166124
|
Filing Dt:
|
12/10/1993
|
|
Title:
|
NON-VOLATILE MEMORY ARRAY CONTROLLER CAPABLE OF CONTROLLING MEMORY BANKS HAVING VARIABLE BIT WIDTHS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/1995
|
Application #:
|
08266744
|
Filing Dt:
|
06/28/1994
|
|
Title:
|
METHOD FOR MANUFACTURING A NON-VOLATILE, VIRTUAL GROUND MEMORY ELEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/1998
|
Application #:
|
08393138
|
Filing Dt:
|
02/21/1995
|
|
Title:
|
METHOD OF MAKING NON-VOLATILE MEMORY DEVICE HAVING A FLOATING GATE WITH ENHANCED CHARGE RETENTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/1996
|
Application #:
|
08432623
|
Filing Dt:
|
05/02/1995
|
|
Title:
|
METHOD FOR READING A NON-VOLATILE MEMORY ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/1996
|
Application #:
|
08487252
|
Filing Dt:
|
06/13/1995
|
|
Title:
|
NON-VOLATILE MEMORY ARRAY WITH OVER-ERASE CORRECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/1998
|
Application #:
|
08578178
|
Filing Dt:
|
12/29/1995
|
|
Title:
|
WAFER CLEANING PROCEDURE USEFUL IN THE MANUFACTURE OF A NON-VOLATILE MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/1999
|
Application #:
|
08651261
|
Filing Dt:
|
05/23/1996
|
|
Title:
|
SIMPLIFIED FILE MANAGEMENT SCHEME FOR FLASH MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/1998
|
Application #:
|
08757987
|
Filing Dt:
|
11/27/1996
|
|
Title:
|
ELECTRICALLY ERASABLE REFERENCE CELL FOR ACCURATELY DETERMINING THRESHOLD VOLTAGE OF A NON-VOLATILE MEMORY AT A PLURALITY OF THRESHOLD VOLTAGE LEVELS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/1998
|
Application #:
|
08757988
|
Filing Dt:
|
11/27/1996
|
|
Title:
|
APPARATUS AND METHOD FOR MULTIPLE-LEVEL STORAGE IN NON-VOLATILE MEMORIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/1998
|
Application #:
|
08815835
|
Filing Dt:
|
03/12/1997
|
|
Title:
|
NON-VOLATILE MEMORY DEVICE HAVING A FLOATING GATE WITH ENHANCED CHARGE RETENTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/1999
|
Application #:
|
08938048
|
Filing Dt:
|
09/26/1997
|
|
Title:
|
MEMORY BLOCK SELECT USING MULTIPLE WORD LINES TO ADDRESS A SINGLE MEMORY CELL ROW
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/1999
|
Application #:
|
08938292
|
Filing Dt:
|
09/26/1997
|
|
Title:
|
SELECTIVE BIT LINE RECOVERY IN A MEMORY ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/1999
|
Application #:
|
08955794
|
Filing Dt:
|
10/22/1997
|
|
Title:
|
MEMORY CELL FABRICATION EMPLOYING AN INTERPOLY GATE DIELECTRIC ARRANGED UPON A POLISHED FLOATING GATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2004
|
Application #:
|
08974971
|
Filing Dt:
|
11/20/1997
|
|
Title:
|
NON-VOLATILE MEMORY SYSTEM HAVING A PROGRAMMABLY SELECTABLE BOOT CODE SECTION SIZE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/1999
|
Application #:
|
08976303
|
Filing Dt:
|
11/21/1997
|
|
Title:
|
BIOS MEMORY AND MULTIMEDIA DATA STORAGE COMBINATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2002
|
Application #:
|
09128864
|
Filing Dt:
|
08/04/1998
|
|
Publication #:
|
|
Pub Dt:
|
09/13/2001
| | | | |
|
Title:
|
HIGH DENSITY MEMORY CELL ASSEMBLY AND METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2000
|
Application #:
|
09172410
|
Filing Dt:
|
10/14/1998
|
|
Title:
|
FLASH MEMORY DEVICE HAVING HIGH PERMITTIVITY STACKED DIELECTRIC AND FABRICATION THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2002
|
Application #:
|
09184270
|
Filing Dt:
|
10/31/1998
|
|
Title:
|
PSEUDO-CONCURRENCY BETWEEN A VOLATILE MEMORY AND A NON-VOLATILE MEMORY ON A SAME DATA BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2001
|
Application #:
|
09483557
|
Filing Dt:
|
01/14/2000
|
|
Title:
|
Integrated circuit incorporating a memory cell and a transistor elevated above an insulating base
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2005
|
Application #:
|
10210378
|
Filing Dt:
|
07/31/2002
|
|
Title:
|
SYSTEM AND METHOD FOR ERASE VOLTAGE CONTROL DURING MULTIPLE SECTOR ERASE OF A FLASH MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2004
|
Application #:
|
10254381
|
Filing Dt:
|
09/25/2002
|
|
Title:
|
IMPLEMENTING REFERENCE CURRENT MEASUREMENT MODE WITHIN REFERENCE ARRAY PROGRAMMING MODE OR REFERENCE ARRAY ERASE MODE IN A SEMICONDUCTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/2004
|
Application #:
|
10358587
|
Filing Dt:
|
02/05/2003
|
|
Title:
|
METHODS OF CONTROLLING VSS IMPLANTS ON MEMORY DEVICES, AND SYSTEM FOR PERFORMING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2005
|
Application #:
|
10650049
|
Filing Dt:
|
08/26/2003
|
|
Title:
|
CAM (CONTENT ADDRESSABLE MEMORY) CELLS AS PART OF CORE ARRAY IN FLASH MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2005
|
Application #:
|
10677031
|
Filing Dt:
|
10/01/2003
|
|
Title:
|
MEMORY DEVICE AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2005
|
Application #:
|
10677073
|
Filing Dt:
|
10/01/2003
|
|
Title:
|
MEMORY DEVICE AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2005
|
Application #:
|
10703860
|
Filing Dt:
|
11/07/2003
|
|
Title:
|
METHOD AND SYSTEM FOR TESTING ARTICLES OF MANUFACTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2006
|
Application #:
|
10776850
|
Filing Dt:
|
02/11/2004
|
|
Publication #:
|
|
Pub Dt:
|
08/19/2004
| | | | |
|
Title:
|
MEMORY DEVICE
|
|
