skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:019353/0691   Pages: 3
Recorded: 05/30/2007
Attorney Dkt #:1374.34593CC8
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 9
1
Patent #:
Issue Dt:
07/14/1998
Application #:
08682243
Filing Dt:
07/17/1996
Title:
SRAM WITH STACKED CAPECITOR SPACED FROM GATE ELECTRODE
2
Patent #:
Issue Dt:
02/29/2000
Application #:
09066763
Filing Dt:
04/28/1998
Title:
PROCESS FOR MANUFACTURING SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
3
Patent #:
Issue Dt:
06/12/2001
Application #:
09434385
Filing Dt:
11/05/1999
Title:
PROCESS FOR MANUFACTURING SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
4
Patent #:
Issue Dt:
05/28/2002
Application #:
09835419
Filing Dt:
04/17/2001
Publication #:
Pub Dt:
09/20/2001
Title:
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE HAVING CAPACITOR ELEMENT
5
Patent #:
Issue Dt:
11/05/2002
Application #:
09998628
Filing Dt:
12/03/2001
Publication #:
Pub Dt:
05/02/2002
Title:
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE HAVING CAPACITOR ELEMENT
6
Patent #:
Issue Dt:
05/18/2004
Application #:
10270193
Filing Dt:
10/15/2002
Publication #:
Pub Dt:
02/27/2003
Title:
METHOD OF MANUFACTURING SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE HAVING CAPACITOR ELEMENT
7
Patent #:
Issue Dt:
04/03/2007
Application #:
10756305
Filing Dt:
01/14/2004
Publication #:
Pub Dt:
07/29/2004
Title:
METHOD OF MANUFACTURING SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE HAVING CAPACITOR ELEMENT
8
Patent #:
Issue Dt:
04/18/2006
Application #:
10951940
Filing Dt:
09/29/2004
Publication #:
Pub Dt:
02/24/2005
Title:
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE HAVING CAPACITOR ELEMENT
9
Patent #:
Issue Dt:
01/29/2008
Application #:
11172931
Filing Dt:
07/05/2005
Publication #:
Pub Dt:
11/03/2005
Title:
METHOD OF MANUFACTURING SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE HAVING CAPACITOR ELEMENT
Assignor
1
Exec Dt:
05/09/2007
Assignee
1
6-2, OTEMACHI 2-CHOME, CHIYODA-KU
TOKYO, JAPAN
Correspondence name and address
ANTONELLI TERRY STOUT, ET AL.
1300 NORTH 17TH STREET
SUITE 1800
ARLINGTON, VA 22209

Search Results as of: 05/20/2024 11:47 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT