skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:019723/0411   Pages: 10
Recorded: 08/14/2007
Conveyance: SECURITY INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 3
1
Patent #:
Issue Dt:
03/11/2008
Application #:
11169188
Filing Dt:
06/27/2005
Publication #:
Pub Dt:
12/28/2006
Title:
METHODS FOR CREATING PRIMITIVE CONSTRUCTED STANDARD CELLS
2
Patent #:
Issue Dt:
09/15/2009
Application #:
11680552
Filing Dt:
02/28/2007
Title:
METHODS FOR RISK-INFORMED CHIP LAYOUT GENERATION
3
Patent #:
Issue Dt:
11/04/2008
Application #:
11683402
Filing Dt:
03/07/2007
Publication #:
Pub Dt:
09/13/2007
Title:
DYNAMIC ARRAY ARCHITECTURE
Assignor
1
Exec Dt:
07/27/2007
Assignees
1
2010 NORTH FIRST STREET
SAN JOSE, CALIFORNIA 95131
2
2010 NORTH FIRST STREET
SAN JOSE, CALIFORNIA 95131
Correspondence name and address
RUSSELL D. POLLOCK, ESQ.
FOUR EMBARCADERO CENTER, SUITE 4000
SAN FRANCISCO, CALIFORNIA 94111

Search Results as of: 05/21/2024 06:57 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT