Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 019727/0068 | |
| Pages: | 2 |
| | Recorded: | 08/07/2007 | | |
| Attorney Dkt #: | 02860.1221 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2010
|
Application #:
|
11882932
|
Filing Dt:
|
08/07/2007
|
|
Publication #:
|
|
Pub Dt:
|
05/29/2008
| | | | |
|
Title:
|
CAPACITOR-LESS DRAM CIRCUIT AND METHOD OF OPERATING THE SAME
|
|
|
Assignee
|
|
|
|
|
| 6-1 MARUNOUCHI 1-CHOME, CHIYODA-KU |
| TOKYO, 100-0005, JAPAN |
|
|
Correspondence name and address
|
| |
MR. ERNEST F. CHAPMAN
|
| |
FINNEGAN, HENDERSON, FARABOW, ET AL
|
| |
901 NEW YORK AVENUE, N.W.
|
| |
WASHINGTON, D.C. 20001-4413
|
Search Results as of:
05/07/2024 08:46 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
