Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 019941/0548 | |
| Pages: | 2 |
| | Recorded: | 09/21/2007 | | |
| Attorney Dkt #: | 1448.1175 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2010
|
Application #:
|
11902489
|
Filing Dt:
|
09/21/2007
|
|
Publication #:
|
|
Pub Dt:
|
06/19/2008
| | | | |
|
Title:
|
CIRCUIT DELAY ANALYZER, CIRCUIT DELAY ANALYZING METHOD, AND COMPUTER PRODUCT
|
|
|
Assignee
|
|
|
|
|
| 1-1, KAMIKODANAKA 4-CHOME |
| NAKAHARA-KU, KAWASAKI-SHI |
| KANAGAWA 211-8588, JAPAN |
|
|
Correspondence name and address
|
| |
STAAS & HASLEY LLP
|
| |
ATTN: H J STAAS
|
| |
1201 NEW YORK AVE., N.W., SUITE 700
|
| |
WASHINGTON, DC 20005
|
Search Results as of:
04/16/2024 12:34 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
