Total properties:
124
Page
1
of
2
Pages:
1 2
|
|
Patent #:
|
|
Issue Dt:
|
08/22/1989
|
Application #:
|
06824026
|
Filing Dt:
|
01/30/1986
|
Title:
|
CIRCUIT FOR MEASURING CHARACTERISTICS OF A DEVICE UNDER TEST
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/1988
|
Application #:
|
06826473
|
Filing Dt:
|
02/05/1986
|
Title:
|
APPARATUS FOR MEASURING CIRCUIT ELEMENT CHARACTERISTICS WITH VHF SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/1988
|
Application #:
|
06829363
|
Filing Dt:
|
02/13/1986
|
Title:
|
MEASUREMENT CIRCUIT FOR DIGITAL TO ANALOG CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/1987
|
Application #:
|
06891824
|
Filing Dt:
|
08/01/1986
|
Title:
|
METHOD FOR MEASURING A SIGNAL'S FREQUENCY COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/1989
|
Application #:
|
07077156
|
Filing Dt:
|
07/24/1987
|
Title:
|
APPARATUS FOR MEASURING THE DYNAMIC CHARACTERISTICS OF AN ANALOG-DIGITAL CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/1989
|
Application #:
|
07104883
|
Filing Dt:
|
10/05/1987
|
Title:
|
METHOD AND APPARATUS FOR MEASURING SETTLING CHARACTERISTICS OF A DEVICE UNDER TEST BY USING A MEASUREMENT SYSTEM FOR MEASURING AN INPUT SIGNAL BY SAMPLING AND DIGITIZING SAID INPUT SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/1990
|
Application #:
|
07238711
|
Filing Dt:
|
08/30/1988
|
Title:
|
TEST HEAD WITH IMPROVED SHIELDING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/1991
|
Application #:
|
07266459
|
Filing Dt:
|
11/02/1988
|
Title:
|
DC - FREE LINE CODE FOR ARBITRARY DATA TRANSMISSION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/1991
|
Application #:
|
07269386
|
Filing Dt:
|
11/09/1988
|
Title:
|
APPARATUS FOR GENERATING A DATA STREAM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/1990
|
Application #:
|
07303693
|
Filing Dt:
|
01/27/1989
|
Title:
|
DETECTOR CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/1991
|
Application #:
|
07579203
|
Filing Dt:
|
09/04/1990
|
Title:
|
FORMATTER CIRCUIT FOR GENERATING SHORT AND VARIABLE PULSE WIDTH
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/1993
|
Application #:
|
07730151
|
Filing Dt:
|
07/15/1991
|
Title:
|
TIMING DISCRIMINATOR CIRCUIT AND METHOD FOR DETEERMINING THE ARRIVAL ORDER OF INPUT SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/1993
|
Application #:
|
07749507
|
Filing Dt:
|
08/16/1991
|
Title:
|
FLAT PULSE GENERATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/1995
|
Application #:
|
07791810
|
Filing Dt:
|
11/13/1991
|
Title:
|
SYSTEM AND METHOD FOR RENDERING A DISPLAY ON A COMPUTER SCREEN
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/1993
|
Application #:
|
07797613
|
Filing Dt:
|
11/25/1991
|
Title:
|
ON-CHIP PULL-UP CIRCUIT WHICH MAY BE SELECTIVELY DISABLED
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/1994
|
Application #:
|
07801545
|
Filing Dt:
|
12/02/1991
|
Title:
|
DIGITAL TO ANALOG CONVERTER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/1996
|
Application #:
|
07913608
|
Filing Dt:
|
07/14/1992
|
Title:
|
A HOST SELECTIVELY DETERMINES WHETHER A TASK SHOULD BE PERFORMED BY DIGITAL SIGNAL PROCESSOR OR DMA CONTROLLER ACCORDING TO PROCESSING TIME AND I/O DATA PERIOD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/1994
|
Application #:
|
07934368
|
Filing Dt:
|
08/24/1992
|
Title:
|
APPARATUS AND METHOD FOR GENERATING SYNCHRONIZED CONTROL SIGNALS IN A SYSTEM FOR TESTING ELECTRONIC PARTS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/1994
|
Application #:
|
07952469
|
Filing Dt:
|
09/28/1992
|
Title:
|
APPARATUS AND METHOD FOR TESTING ELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/1994
|
Application #:
|
07964772
|
Filing Dt:
|
10/22/1992
|
Title:
|
FORMATTER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/1994
|
Application #:
|
07964921
|
Filing Dt:
|
10/22/1992
|
Title:
|
DETECTOR CIRCUIT FOR DETECTING STATE CHANGES OF A BINARY SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/1995
|
Application #:
|
08101345
|
Filing Dt:
|
08/02/1993
|
Title:
|
SYSTEM AND METHOD FOR CREATING AND MOODIFYING GRAPHS IN A COMPUTER SYSTEM USING A MULTIPLE SEGMENT GRAPH FORMAT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/1998
|
Application #:
|
08145419
|
Filing Dt:
|
10/29/1993
|
Title:
|
APPARATUS FOR TESTING AND MEASURING ELECTRONIC DEVICE AND METHOD OF CALIBRATING ITS TIMING AND VOLTAGE LEVEL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/1995
|
Application #:
|
08184856
|
Filing Dt:
|
01/21/1994
|
Title:
|
HIGH SPEED DATA TRAIN GENERATING SYSTEM WITH NO RESTRICTION ON LENGTH OF GENERATED DATA TRAIN
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/1996
|
Application #:
|
08189200
|
Filing Dt:
|
01/31/1994
|
Title:
|
TEST VECTOR GENERATOR COMPRISING A DECOMPRESSION CONTROL UNIT AND A CONDITIONAL VECTOR PROCESSING UNIT AND METHOD FOR GENERATING A TEST VECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/1996
|
Application #:
|
08298389
|
Filing Dt:
|
08/30/1994
|
Title:
|
HIGH-THROUGHPUT TESTING APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/1996
|
Application #:
|
08298439
|
Filing Dt:
|
08/30/1994
|
Title:
|
TESTING APPARATUS FOR TESTING AND HANDLING A MULTIPLICITY OF DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/1995
|
Application #:
|
08306723
|
Filing Dt:
|
09/15/1994
|
Title:
|
APPARATUS FOR GENERATING TEST SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/1996
|
Application #:
|
08376322
|
Filing Dt:
|
01/19/1995
|
Title:
|
POWERFAIL DURABLE NVRAM TESTING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/1996
|
Application #:
|
08381465
|
Filing Dt:
|
01/31/1995
|
Title:
|
A MEMORY ACCESS SYSTEM AND METHOD MODIFYING A MEMORY INTERLEAVING SCHEME SO THAT DATA CAN BE READ IN ANY SEQUENCE WITHOUT INSERTING WAIT CYCLES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/1997
|
Application #:
|
08398345
|
Filing Dt:
|
03/03/1995
|
Title:
|
ELECTRICAL CONNECTION STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/1996
|
Application #:
|
08435877
|
Filing Dt:
|
05/05/1995
|
Title:
|
TIMING ADJUSTMENT CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/1996
|
Application #:
|
08634755
|
Filing Dt:
|
04/11/1996
|
Title:
|
VOLTAGE/CURRENT MEASURING UNIT AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/1997
|
Application #:
|
08686794
|
Filing Dt:
|
07/26/1996
|
Title:
|
AN ELECTRONIC CIRCUIT OR BOARD TESTER AND METHOD OF TESTING AN ELECTRONIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/1999
|
Application #:
|
08780863
|
Filing Dt:
|
01/09/1997
|
Title:
|
COMMON ERROR HANDLING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/1999
|
Application #:
|
08811153
|
Filing Dt:
|
03/04/1997
|
Title:
|
ELECTRONIC CIRCUIT OR BOARD TESTER WITH COMPRESSED DATA-SEQUENCES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/1999
|
Application #:
|
08932154
|
Filing Dt:
|
09/17/1997
|
Title:
|
PROBE CARD WITH CONNECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/1999
|
Application #:
|
08932762
|
Filing Dt:
|
09/17/1997
|
Title:
|
FLOATING MOUNT APPARATUS FOR COAXIAL CONNECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/1999
|
Application #:
|
08995886
|
Filing Dt:
|
12/22/1997
|
Title:
|
DIFFERENTIAL CIRCUITS WITH ADJUSTABLE PROPAGATION TIMING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2000
|
Application #:
|
09042442
|
Filing Dt:
|
03/13/1998
|
Title:
|
TESTING UNIT WITH TESTING INFORMATION DIVIDED INTO REDUNDANCY-FREE INFORMATION AND REDUNDANCY INFORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2000
|
Application #:
|
09050289
|
Filing Dt:
|
03/30/1998
|
Title:
|
MULTI-CHANNEL ARCHITECTURE WITH CHANNEL INDEPENDENT CLOCK SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2001
|
Application #:
|
09050505
|
Filing Dt:
|
03/30/1998
|
Title:
|
PERMANENT FAILURE MONITORING IN COMPLEX SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2001
|
Application #:
|
09079985
|
Filing Dt:
|
05/15/1998
|
Title:
|
ONLINE DOCUMENTATION AND HELP SYSTEM FOR COMPUTER-BASED SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2001
|
Application #:
|
09093485
|
Filing Dt:
|
06/08/1998
|
Title:
|
COMPRESSIBLE ELASTOMERIC CONTACT AND MECHANICAL ASSEMBLY THEREWITH
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2002
|
Application #:
|
09137439
|
Filing Dt:
|
08/20/1998
|
Publication #:
|
|
Pub Dt:
|
08/09/2001
| | | | |
Title:
|
MEMORY LATENCY COMPENSATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2001
|
Application #:
|
09140427
|
Filing Dt:
|
08/26/1998
|
Title:
|
OPTIMIZED MEMORY ORGANIZATION IN A MULTI-CHANNEL ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2001
|
Application #:
|
09253654
|
Filing Dt:
|
02/20/1999
|
Title:
|
DATA PROCESSING APPARATUS FOR IC TESTER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2002
|
Application #:
|
09409936
|
Filing Dt:
|
09/30/1999
|
Title:
|
SCAN PATH TEST SUPPORT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2001
|
Application #:
|
09428612
|
Filing Dt:
|
10/27/1999
|
Title:
|
OUTPUT AMPLITUDE CONTROL CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2003
|
Application #:
|
09428849
|
Filing Dt:
|
10/28/1999
|
Title:
|
UP/DOWN CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2003
|
Application #:
|
09451896
|
Filing Dt:
|
12/01/1999
|
Title:
|
TEST HEAD ASSEMBLY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2001
|
Application #:
|
09453187
|
Filing Dt:
|
12/02/1999
|
Title:
|
COMPENSATION OF TIMING ERRORS CAUSED BY DYNAMIC THERMAL MISMATCH
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2001
|
Application #:
|
09526916
|
Filing Dt:
|
03/16/2000
|
Title:
|
Attenuation Equailizer for Transmission lines
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2003
|
Application #:
|
09594367
|
Filing Dt:
|
06/15/2000
|
Title:
|
INTELLIGENT LOGIC ACTIVITY RESOLUTION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2005
|
Application #:
|
09659198
|
Filing Dt:
|
09/11/2000
|
Title:
|
METHOD AND APPARATUS FOR ADMINISTERING INVERSION PROPERTY IN A MEMORY TESTER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2005
|
Application #:
|
09659256
|
Filing Dt:
|
09/11/2000
|
Title:
|
METHOD AND APPARATUS FOR NO-LATENCY CONDITIONAL BRANCHING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2003
|
Application #:
|
09659259
|
Filing Dt:
|
09/11/2000
|
Title:
|
METHOD AND APPARATUS FOR EXECUTING A PROGRAM USING PRIMARY, SECONDARY, AND TERTIARY MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2003
|
Application #:
|
09659539
|
Filing Dt:
|
09/11/2000
|
Title:
|
METHOD AND APPARATUS FOR INSERTING PROGRAMMABLE LATENCY BETWEEN ADDRESS AND DATA INFORMATION IN A MEMORY TESTER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2001
|
Application #:
|
09665892
|
Filing Dt:
|
09/20/2000
|
Title:
|
Error catch ram for memory tester has sdram memory sets configurable for size and speed
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2004
|
Application #:
|
09669262
|
Filing Dt:
|
09/25/2000
|
Title:
|
METHOD AND APPARATUS FOR COORDINATING PROGRAM EXECUTION IN A SITE CONTROLLER WITH PATTERN EXECUTION IN A TESTER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2005
|
Application #:
|
09672650
|
Filing Dt:
|
09/28/2000
|
Title:
|
MEMORY TESTER HAS MEMORY SETS CONFIGURABLE FOR USE AS ERROR CATCH RAM, TAG RAM'S, BUFFER MEMORIES AND STIMULUS LOG RAM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2003
|
Application #:
|
09675679
|
Filing Dt:
|
09/29/2000
|
Title:
|
METHOD AND APPARATUS FOR ADMINISTRATION OF EXTENDED MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2003
|
Application #:
|
09677202
|
Filing Dt:
|
10/02/2000
|
Title:
|
MEMORY TESTER TESTS MULTIPLE DUT'S PER TEST SITE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2003
|
Application #:
|
09680178
|
Filing Dt:
|
10/05/2000
|
Title:
|
TRACK AND HOLD CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2004
|
Application #:
|
09693218
|
Filing Dt:
|
10/20/2000
|
Title:
|
APPARATUS AND METHOD FOR STORING INFORMATION DURING A TEST PROGRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2003
|
Application #:
|
09698445
|
Filing Dt:
|
10/27/2000
|
Title:
|
TRACK AND HOLD CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2004
|
Application #:
|
09702578
|
Filing Dt:
|
10/31/2000
|
Title:
|
MEMORY TESTER OMITS PROGRAMMING OF ADDRESSES IN DETECTED BAD COLUMNS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2004
|
Application #:
|
09702631
|
Filing Dt:
|
10/31/2000
|
Title:
|
MEMORY TESTER WITH ENHANCED POST DECODE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2001
|
Application #:
|
09776337
|
Filing Dt:
|
02/02/2001
|
Title:
|
Compressible conductive interface
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2004
|
Application #:
|
09802440
|
Filing Dt:
|
03/09/2001
|
Publication #:
|
|
Pub Dt:
|
10/31/2002
| | | | |
Title:
|
TEST VECTOR COMPRESSION METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2002
|
Application #:
|
09832726
|
Filing Dt:
|
04/10/2001
|
Publication #:
|
|
Pub Dt:
|
10/10/2002
| | | | |
Title:
|
DIGITAL SIGNAL TRANSITION SPLITTING METHOD AND APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2004
|
Application #:
|
09838766
|
Filing Dt:
|
04/19/2001
|
Publication #:
|
|
Pub Dt:
|
10/24/2002
| | | | |
Title:
|
ALGORITHMICALLY PROGRAMMABLE MEMORY TESTER WITH BREAKPOINT TRIGGER, ERROR JAMMING AND 'SCOPE MODE THAT MEMORIZES TARGET SEQUENCES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2003
|
Application #:
|
09842433
|
Filing Dt:
|
04/25/2001
|
Publication #:
|
|
Pub Dt:
|
10/31/2002
| | | | |
Title:
|
ALGORITHMICALLY PROGRAMMABLE MEMORY TESTER WITH HISTORY FIFO'S THAT AID IN ERROR ANALYSIS AND RECOVERY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2005
|
Application #:
|
09870955
|
Filing Dt:
|
05/30/2001
|
Publication #:
|
|
Pub Dt:
|
06/13/2002
| | | | |
Title:
|
INTEGRATED CIRCUIT TESTER WITH MULTI-PORT TESTING FUNCTIONALITY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2006
|
Application #:
|
09875567
|
Filing Dt:
|
06/06/2001
|
Publication #:
|
|
Pub Dt:
|
12/12/2002
| | | | |
Title:
|
METHOD AND APPARATUS FOR TESTING DIGITAL DEVICES USING TRANSITION TIMESTAMPS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2002
|
Application #:
|
09875848
|
Filing Dt:
|
06/06/2001
|
Title:
|
ANALOG TO DIGITAL SIGNAL CONVERSION METHOD AND APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2004
|
Application #:
|
09896474
|
Filing Dt:
|
06/29/2001
|
Publication #:
|
|
Pub Dt:
|
01/02/2003
| | | | |
Title:
|
ALGORITHMICALLY PROGRAMMABLE MEMORY TESTER WITH TEST SITES OPERATING IN A SLAVE MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2002
|
Application #:
|
09905747
|
Filing Dt:
|
07/14/2001
|
Title:
|
METHOD AND APPARATUS FOR ANALOG TO DIGITAL CONVERSION USING TIME-VARYING REFERENCE SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2006
|
Application #:
|
09908948
|
Filing Dt:
|
07/19/2001
|
Publication #:
|
|
Pub Dt:
|
01/23/2003
| | | | |
Title:
|
METHODS AND APPARATUS FOR MINIMIZING CURRENT SURGES DURING INTEGRATED CIRCUIT TESTING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2003
|
Application #:
|
09923548
|
Filing Dt:
|
08/07/2001
|
Publication #:
|
|
Pub Dt:
|
02/13/2003
| | | | |
Title:
|
TIMING CALIBRATION AND TIMING CALIBRATION VERIFICATION OF ELECTRONIC CIRCUIT TESTERS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2006
|
Application #:
|
09946857
|
Filing Dt:
|
09/04/2001
|
Publication #:
|
|
Pub Dt:
|
03/06/2003
| | | | |
Title:
|
BANDWIDTH MATCHING FOR SCAN ARCHITECTURES IN AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2002
|
Application #:
|
09957922
|
Filing Dt:
|
09/21/2001
|
Publication #:
|
|
Pub Dt:
|
06/20/2002
| | | | |
Title:
|
CIRCUIT FOR PROVIDING A LOGICAL OUTPUT SIGNAL IN ACCORDANCE WITH CROSSING POINTS OF DIFFERENTIAL
SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2005
|
Application #:
|
09975431
|
Filing Dt:
|
10/11/2001
|
Publication #:
|
|
Pub Dt:
|
11/21/2002
| | | | |
Title:
|
FILTER FOR INJECTING DATA DEPENDENT JITTER AND LEVEL NOISE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2003
|
Application #:
|
09999315
|
Filing Dt:
|
10/31/2001
|
Publication #:
|
|
Pub Dt:
|
09/12/2002
| | | | |
Title:
|
AUTOMATIC TEST EQUIPMENT FOR TESTING A DEVICE UNDER TEST
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2006
|
Application #:
|
10014772
|
Filing Dt:
|
12/11/2001
|
Publication #:
|
|
Pub Dt:
|
01/02/2003
| | | | |
Title:
|
VIRTUALIZED GENERIC EQUIPMENT MODEL DATA AND CONTROL ROUTER FOR FACTORY AUTOMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2005
|
Application #:
|
10047344
|
Filing Dt:
|
01/15/2002
|
Publication #:
|
|
Pub Dt:
|
07/24/2003
| | | | |
Title:
|
N-SQUARED ALGORITHM FOR OPTIMIZING CORRELATED EVENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2005
|
Application #:
|
10051836
|
Filing Dt:
|
01/16/2002
|
Publication #:
|
|
Pub Dt:
|
07/17/2003
| | | | |
Title:
|
HIGH-SENSITIVITY DIFFERENTIAL DATA LATCH SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2004
|
Application #:
|
10054139
|
Filing Dt:
|
01/22/2002
|
Publication #:
|
|
Pub Dt:
|
10/03/2002
| | | | |
Title:
|
APPARATUS FOR TESTING INTEGRATED CIRCUITS HAVING AN INTEGRATED UNIT FOR TESTING DIGITAL AND ANALOG SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2004
|
Application #:
|
10133165
|
Filing Dt:
|
04/26/2002
|
Publication #:
|
|
Pub Dt:
|
10/30/2003
| | | | |
Title:
|
UNIFIED APPARATUS AND METHOD TO ASSURE PROBE CARD-TO-WAFER PARALLELISM IN SEMICONDUCTOR AUTOMATIC WAFER TEST, PROBE CARD MEASUREMENT SYSTEMS, AND PROBE CARD MANUFACTURING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2004
|
Application #:
|
10134222
|
Filing Dt:
|
04/25/2002
|
Publication #:
|
|
Pub Dt:
|
10/30/2003
| | | | |
Title:
|
DEVICE, METHOD, AND SYSTEM FOR DETECTING THE PRESENCE OF LIQUID IN PROXIMITY TO ELECTRONIC COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2005
|
Application #:
|
10154319
|
Filing Dt:
|
05/22/2002
|
Publication #:
|
|
Pub Dt:
|
12/19/2002
| | | | |
Title:
|
COOLER FOR ELECTRICAL AND/ OR ELECTRONIC COMPONENTS, LINKED TO PRESENT COOLING NEEDS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2004
|
Application #:
|
10154503
|
Filing Dt:
|
05/23/2002
|
Publication #:
|
|
Pub Dt:
|
12/05/2002
| | | | |
Title:
|
DEVICE POWER SUPPLY AND IC TEST APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2004
|
Application #:
|
10175369
|
Filing Dt:
|
06/19/2002
|
Publication #:
|
|
Pub Dt:
|
02/06/2003
| | | | |
Title:
|
HIGH OUTPUT AMPLIFIER FOR STABLE OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2004
|
Application #:
|
10198253
|
Filing Dt:
|
07/18/2002
|
Publication #:
|
|
Pub Dt:
|
06/12/2003
| | | | |
Title:
|
PLUG-TYPE CONNECTOR FOR SIMULTANEOUSLY CONNECTING SEVERAL COAXIAL CABLES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2004
|
Application #:
|
10206319
|
Filing Dt:
|
07/26/2002
|
Publication #:
|
|
Pub Dt:
|
01/29/2004
| | | | |
Title:
|
SIMULTANEOUS DISPLAY OF DATA GATHERED USING MULTIPLE DATA GATHERING MECHANISMS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2004
|
Application #:
|
10206441
|
Filing Dt:
|
07/26/2002
|
Publication #:
|
|
Pub Dt:
|
01/29/2004
| | | | |
Title:
|
RECAPTURE OF A PORTION OF A DISPLAYED WAVEFORM WITHOUT LOSS OF EXISTING DATA IN THE WAVEFORM DISPLAY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2004
|
Application #:
|
10237397
|
Filing Dt:
|
09/09/2002
|
Publication #:
|
|
Pub Dt:
|
06/05/2003
| | | | |
Title:
|
DROOP COMPENSATION FILTER HAVING HIGH PASS CHARACTERISTIC
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2003
|
Application #:
|
10251850
|
Filing Dt:
|
09/23/2002
|
Publication #:
|
|
Pub Dt:
|
01/30/2003
| | | | |
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND A METHOD OF MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2005
|
Application #:
|
10252863
|
Filing Dt:
|
09/20/2002
|
Publication #:
|
|
Pub Dt:
|
03/25/2004
| | | | |
Title:
|
SYSTEM AND METHOD FOR HETEROGENEOUS MULTI-SITE TESTING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2005
|
Application #:
|
10255480
|
Filing Dt:
|
09/26/2002
|
Publication #:
|
|
Pub Dt:
|
04/01/2004
| | | | |
Title:
|
EMPIRICAL DATA BASED TEST OPTIMIZATION METHOD
|
|