skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:019990/0760   Pages: 11
Recorded: 10/18/2007
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 124
Page 2 of 2
Pages: 1 2
1
Patent #:
Issue Dt:
04/06/2004
Application #:
10269706
Filing Dt:
10/10/2002
Publication #:
Pub Dt:
04/15/2004
Title:
SIGNAL PRECONDITIONING FOR ANALOG-TO-DIGITAL CONVERSION WITH TIMESTAMPS
2
Patent #:
Issue Dt:
06/29/2004
Application #:
10273949
Filing Dt:
10/18/2002
Publication #:
Pub Dt:
06/05/2003
Title:
MEASURING AND/OR CALIBRATING A TEST HEAD
3
Patent #:
Issue Dt:
10/07/2003
Application #:
10280662
Filing Dt:
10/25/2002
Publication #:
Pub Dt:
04/24/2003
Title:
TRACK AND HOLD CIRCUIT
4
Patent #:
Issue Dt:
01/18/2005
Application #:
10305233
Filing Dt:
11/26/2002
Publication #:
Pub Dt:
10/09/2003
Title:
ELECTRICAL SYSTEM LIKE A TESTING SYSTEM FOR TESTING THE CHANNELS OF A COMMUNICATION SYSTEM
5
Patent #:
Issue Dt:
09/13/2005
Application #:
10305286
Filing Dt:
11/26/2002
Publication #:
Pub Dt:
10/09/2003
Title:
ELECTRICAL SYSTEM LIKE A TESTING SYSTEM FOR TESTING THE CHANNELS OF A COMMUNICATION SYSTEM
6
Patent #:
Issue Dt:
10/26/2004
Application #:
10448950
Filing Dt:
05/30/2003
Publication #:
Pub Dt:
05/13/2004
Title:
COOLING A MICROCHIP ON A CIRCUIT BOARD
7
Patent #:
Issue Dt:
10/25/2005
Application #:
10455659
Filing Dt:
06/05/2003
Publication #:
Pub Dt:
12/25/2003
Title:
APPARATUS FOR CALIBRATING HIGH FREQUENCY SIGNAL MEASUREMENT EQUIPMENT
8
Patent #:
Issue Dt:
08/29/2006
Application #:
10461252
Filing Dt:
06/12/2003
Publication #:
Pub Dt:
12/16/2004
Title:
SYSTEMS AND METHODS FOR TESTING PERFORMANCE OF AN ELECTRONIC DEVICE
9
Patent #:
Issue Dt:
12/27/2005
Application #:
10671414
Filing Dt:
09/25/2003
Publication #:
Pub Dt:
03/31/2005
Title:
DIGITAL MEASUREMENTS OF SPREAD SPECTRUM CLOCKING
10
Patent #:
Issue Dt:
07/11/2006
Application #:
10683796
Filing Dt:
10/10/2003
Publication #:
Pub Dt:
04/22/2004
Title:
MEMORY TESTER USES ARBITRARY DYNAMIC MAPPINGS TO SERIALIZE VECTORS INTO TRANSMITTED SUB-VECTORS AND DE-SERIALIZE RECEIVED SUB-VECTORS INTO VECTORS
11
Patent #:
Issue Dt:
03/07/2006
Application #:
10685885
Filing Dt:
10/14/2003
Publication #:
Pub Dt:
04/14/2005
Title:
METHODS AND APPARATUS FOR OPTIMIZING LISTS OF WAVEFORMS
12
Patent #:
Issue Dt:
09/13/2005
Application #:
10686376
Filing Dt:
10/14/2003
Publication #:
Pub Dt:
04/14/2005
Title:
METHODS AND APPARATUS FOR OPTIMIZING THE MASKING OF WAVEFORMS TO REDUCE THE NUMBER OF WAVEFORMS IN A LIST OF WAVEFORMS
13
Patent #:
Issue Dt:
05/30/2006
Application #:
10695317
Filing Dt:
10/28/2003
Publication #:
Pub Dt:
04/28/2005
Title:
CIRCUIT AND METHOD FOR DETERMINING INTEGRATED CIRCUIT PROPAGATION DELAY
14
Patent #:
Issue Dt:
06/13/2006
Application #:
10774265
Filing Dt:
02/06/2004
Publication #:
Pub Dt:
12/09/2004
Title:
POLYNOMIAL FIT FOR JITTER SEPARATION
15
Patent #:
Issue Dt:
04/04/2006
Application #:
10782984
Filing Dt:
02/20/2004
Publication #:
Pub Dt:
08/25/2005
Title:
DYNAMIC WAVEFORM RESOURCE MANAGEMENT
16
Patent #:
Issue Dt:
08/29/2006
Application #:
10790960
Filing Dt:
03/01/2004
Publication #:
Pub Dt:
09/01/2005
Title:
SOURCE SYNCHRONOUS TIMING EXTRACTION, CYCLIZATION AND SAMPLING
17
Patent #:
Issue Dt:
11/14/2006
Application #:
10815521
Filing Dt:
04/01/2004
Publication #:
Pub Dt:
10/13/2005
Title:
VERIFICATION OF INTEGRATED CIRCUIT TESTS USING TEST SIMULATION AND INTEGRATED CIRCUIT SIMULATION WITH SIMULATED FAILURE
18
Patent #:
Issue Dt:
08/22/2006
Application #:
10817305
Filing Dt:
04/02/2004
Publication #:
Pub Dt:
10/06/2005
Title:
REPORT FORMAT EDITOR FOR CIRCUIT TEST
19
Patent #:
Issue Dt:
05/02/2006
Application #:
10827888
Filing Dt:
04/19/2004
Publication #:
Pub Dt:
10/20/2005
Title:
APPARATUS, SYSTEM AND/OR METHOD FOR CONVERTING A SERIAL TEST TO A PARALLEL TEST
20
Patent #:
Issue Dt:
04/18/2006
Application #:
10839834
Filing Dt:
05/05/2004
Publication #:
Pub Dt:
11/10/2005
Title:
METHODS AND APPARATUS FOR IDENTIFYING TEST NUMBER COLLISIONS
21
Patent #:
Issue Dt:
12/06/2005
Application #:
10854666
Filing Dt:
05/26/2004
Publication #:
Pub Dt:
01/13/2005
Title:
SIGMA-DELTA MODULATOR WITH PWM OUTPUT
22
Patent #:
Issue Dt:
09/12/2006
Application #:
10886848
Filing Dt:
07/08/2004
Publication #:
Pub Dt:
01/12/2006
Title:
PARALLEL CALIBRATION SYSTEM FOR A TEST DEVICE
23
Patent #:
Issue Dt:
01/03/2006
Application #:
10903271
Filing Dt:
07/30/2004
Title:
SIGNAL ISOLATING BLINDMATE CONNECTOR
24
Patent #:
Issue Dt:
05/23/2006
Application #:
11036574
Filing Dt:
01/14/2005
Title:
METHOD FOR OPTIMIZING TEST ORDER, AND MACHINE-READABLE MEDIA STORING SEQUENCES OF INSTRUCTIONS TO PERFORM SAME
Assignor
1
Exec Dt:
04/05/2007
Assignee
1
NO 1 YISHUN AVE 7
SINGAPORE 768923
Correspondence name and address
VALERIE BAKES
VERGIY
4700 INNOVATION DRIVE, BUILDING D1
FORT COLLINS, CO 80525

Search Results as of: 05/09/2024 03:48 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT