Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 020092/0060 | |
| Pages: | 5 |
| | Recorded: | 11/09/2007 | | |
| Attorney Dkt #: | CITIBANK PATENT RELEASE |
| Conveyance: | RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
6
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/1997
|
Application #:
|
08399809
|
Filing Dt:
|
03/07/1995
|
|
Title:
|
ULTRA-SMALL SEMICONDUCTOR DEVICES HAVING PATTERNED EDGE PLANAR SURFACES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/1996
|
Application #:
|
08425733
|
Filing Dt:
|
04/20/1995
|
|
Title:
|
ELEVATED-GATE FIELD EFFECT TRANSISTOR STRUCTURE AND FABRICATION METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/1997
|
Application #:
|
08434867
|
Filing Dt:
|
05/04/1995
|
|
Title:
|
HETEROSTRUCTURE FIELD EFFECT DEVICE HAVING REFRACTORY OHMIC CONTACT DIRECTLY ON CHANNEL LAYER AND METHOD FOR MAKING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/1997
|
Application #:
|
08556686
|
Filing Dt:
|
11/13/1995
|
|
Title:
|
HETEROJUNCTION INTERBAND TUNNEL DIODES WITH IMPROVED P/V CURRENT RATIOS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/1997
|
Application #:
|
08587434
|
Filing Dt:
|
01/17/1996
|
|
Title:
|
METHOD FOR FABRICATING AN ELEVATED GATE FIELD EFFECT TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/1998
|
Application #:
|
08609704
|
Filing Dt:
|
03/01/1996
|
|
Title:
|
MASKING METHODS DURING SEMICONDUCTOR DEVICE FABRICATION
|
|
|
Assignee
|
|
|
|
|
| 6501 WILLIAM CANNON WEST |
| LAW DEPT. |
| AUSTIN, TEXAS 78735 |
|
|
Correspondence name and address
|
| |
FREESCALE SEMICONDUCTOR, INC.
|
| |
7700 W. PARMER LANE
|
| |
TX32/PL02
|
| |
AUSTIN, TX 78729
|
Search Results as of:
05/20/2024 11:26 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
