Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 020272/0856 | |
| Pages: | 4 |
| | Recorded: | 12/12/2007 | | |
| Attorney Dkt #: | 134766 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2011
|
Application #:
|
12000409
|
Filing Dt:
|
12/12/2007
|
|
Publication #:
|
|
Pub Dt:
|
06/19/2008
| | | | |
|
Title:
|
METHOD OF DESIGNING SEMICONDUCTOR INTEGRATED CIRCUITS, AND SEMICONDUCTOR INTEGRATED CIRCUITS THAT ALLOW PRECISE ADJUSTMENT OF DELAY TIME
|
|
|
Assignee
|
|
|
|
|
| MAKUHARI TECHNO GARDEN B5 |
| 1-3, NAKASE, MIHAMA-KU |
| CHIBA 261-8501, JAPAN |
|
|
Correspondence name and address
|
| |
JAMES A. OLIFF
|
| |
OLIFF & BERRIDGE, PLC
|
| |
P.O. BOX 320850
|
| |
ALEXANDRIA, VA 22320-4850
|
Search Results as of:
05/03/2024 06:59 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
