skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:020986/0375   Pages: 8
Recorded: 05/22/2008
Attorney Dkt #:MOSAID->NVID ASSIGNMENTS
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 25
1
Patent #:
Issue Dt:
04/19/1994
Application #:
07680993
Filing Dt:
04/05/1991
Title:
DRAM COLUMN ADDRESS LATCHING TECHNIQUE
2
Patent #:
Issue Dt:
02/04/1997
Application #:
08355956
Filing Dt:
12/14/1994
Title:
MEMORY CELL AND WORDLINE DRIVER FOR EMBEDDED DRAM IN ASIC PROCESS
3
Patent #:
Issue Dt:
11/19/1996
Application #:
08401300
Filing Dt:
03/09/1995
Title:
REPEATER WITH THRESHOLD MODULATION
4
Patent #:
Issue Dt:
12/30/1997
Application #:
08749408
Filing Dt:
11/15/1996
Title:
REPEATER WITH THRESHOLD MODULATION
5
Patent #:
Issue Dt:
03/03/1998
Application #:
08749409
Filing Dt:
11/15/1996
Title:
REPEATER WITH THRESHOLD MODULATION
6
Patent #:
Issue Dt:
12/02/1997
Application #:
08786922
Filing Dt:
01/23/1997
Title:
MEMORY CELL AND WORDLINE DRIVER FOR EMBEDDED DRAM IN ASIC PROCESS
7
Patent #:
Issue Dt:
12/29/1998
Application #:
08792501
Filing Dt:
01/31/1997
Title:
INTEGRATED CIRCUIT WITH NON-BINARY DECODING AND DATA ACCESS
8
Patent #:
Issue Dt:
02/09/1999
Application #:
08833741
Filing Dt:
04/07/1997
Title:
ENHANCED ASIC PROCESS CELL
9
Patent #:
Issue Dt:
08/03/1999
Application #:
08841322
Filing Dt:
04/30/1997
Title:
HIGH VOLTAGE GENERATING CIRCUIT FOR VOLATILE SEMICONDUCTOR MEMORIES
10
Patent #:
Issue Dt:
07/11/2000
Application #:
09031732
Filing Dt:
02/27/1998
Title:
SINGLE- EDGE ADJUSTABLE DELAY CIRCUIT
11
Patent #:
Issue Dt:
07/13/1999
Application #:
09074413
Filing Dt:
05/08/1998
Title:
PRECHARGE-ENABLE SELF BOOSTING WORD LINE DRIVER FOR AN EMBEDDED DRAM
12
Patent #:
Issue Dt:
07/15/2003
Application #:
09245747
Filing Dt:
02/08/1999
Publication #:
Pub Dt:
01/17/2002
Title:
POWER-UP/POWER-DOWN DETECTION CIRCUIT
13
Patent #:
Issue Dt:
11/20/2001
Application #:
09430104
Filing Dt:
10/29/1999
Title:
DUTY CYCLE REGULATOR
14
Patent #:
Issue Dt:
10/23/2001
Application #:
09563066
Filing Dt:
04/24/2000
Title:
Circuit and method for multiple match detection in content addressable memories
15
Patent #:
Issue Dt:
08/27/2002
Application #:
09563070
Filing Dt:
04/24/2000
Title:
DIFFERENTIAL SENSING AMPLIFIER FOR CONTENT ADDRESSABLE MEMORY
16
Patent #:
Issue Dt:
11/19/2002
Application #:
09725876
Filing Dt:
11/30/2000
Publication #:
Pub Dt:
05/31/2001
Title:
GENERATING SEARCHABLE DATA ENTRIES AND APPLICATIONS THEREFORE
17
Patent #:
Issue Dt:
02/17/2004
Application #:
09954074
Filing Dt:
09/18/2001
Publication #:
Pub Dt:
04/11/2002
Title:
PRIORITY ENCODER CIRCUIT AND METHOD
18
Patent #:
Issue Dt:
03/25/2003
Application #:
09960364
Filing Dt:
09/24/2001
Publication #:
Pub Dt:
01/24/2002
Title:
METHOD FOR MULTIPLE MATCH DETECTION IN CONTENT ADDRESSABLE MEMORIES
19
Patent #:
Issue Dt:
03/16/2004
Application #:
09997296
Filing Dt:
11/30/2001
Publication #:
Pub Dt:
04/10/2003
Title:
CIRCUIT AND METHOD FOR PERFORMING VARIABLE WIDTH SEARCHES IN A CONTENT ADDRESSABLE MEMORY
20
Patent #:
Issue Dt:
07/27/2004
Application #:
10060100
Filing Dt:
01/31/2002
Publication #:
Pub Dt:
07/03/2003
Title:
CIRCUIT AND METHOD FOR REDUCING POWER USAGE IN A CONTENT ADDRESSABLE MEMORY
21
Patent #:
Issue Dt:
08/03/2004
Application #:
10158196
Filing Dt:
05/31/2002
Publication #:
Pub Dt:
12/04/2003
Title:
METHOD AND APPARATUS FOR PERFORMING VARIABLE WORD WIDTH SEARCHES IN A CONTENT ADDRESSABLE MEMORY
22
Patent #:
Issue Dt:
03/29/2005
Application #:
10158475
Filing Dt:
05/31/2002
Publication #:
Pub Dt:
10/10/2002
Title:
DIFFERENTIAL SENSING AMPLIFIER FOR CONTENT ADDRESSABLE MEMORY
23
Patent #:
Issue Dt:
06/15/2004
Application #:
10227380
Filing Dt:
08/26/2002
Publication #:
Pub Dt:
02/20/2003
Title:
HIGH DENSITY MEMORY CELL
24
Patent #:
Issue Dt:
10/12/2004
Application #:
10259804
Filing Dt:
09/30/2002
Publication #:
Pub Dt:
04/01/2004
Title:
OPTIMIZED MEMORY CELL PHYSICAL ARRANGEMENT
25
Patent #:
Issue Dt:
02/24/2004
Application #:
10272949
Filing Dt:
10/18/2002
Publication #:
Pub Dt:
03/06/2003
Title:
GENERATING SEARCHABLE DATA ENTRIES AND APPLICATIONS THEREFORE
Assignor
1
Exec Dt:
04/01/2008
Assignee
1
271 SAN TOMAS EXPRESSWAY
M/S 16
SANTA CLARA, CALIFORNIA 95050
Correspondence name and address
ANTHONY C. MURABITO
TWO NORTH MARKET STREET
3RD FLOOR
SAN JOSE, CA 95113

Search Results as of: 05/10/2024 07:16 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT