Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 021876/0442 | |
| Pages: | 14 |
| | Recorded: | 11/24/2008 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
6
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/1990
|
Application #:
|
07374408
|
Filing Dt:
|
06/30/1989
|
|
Title:
|
METHOD FOR TAPERED ETCHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/1995
|
Application #:
|
08176600
|
Filing Dt:
|
01/03/1994
|
|
Title:
|
METHOD OF FABRICATING GATE STACK HAVING A REDUCED HEIGHT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/1999
|
Application #:
|
08924723
|
Filing Dt:
|
08/29/1997
|
|
Title:
|
MULTIBAND PHASE LOCKED LOOP USING A SWITCHED VOLTAGE CONTROLLED OSCILLATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2002
|
Application #:
|
09484310
|
Filing Dt:
|
01/18/2000
|
|
Title:
|
METHOD FOR MAKING AN INTERCONNECT LAYER AND A SEMICONDUCTOR DEVICE INCLUDING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2003
|
Application #:
|
09707145
|
Filing Dt:
|
11/06/2000
|
|
Title:
|
CELLULAR TRANSMISSION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2004
|
Application #:
|
10147384
|
Filing Dt:
|
05/16/2002
|
|
Publication #:
|
|
Pub Dt:
|
10/31/2002
| | | | |
|
Title:
|
A SEMICONDUCTOR DEVICE HAVING AN INTERCONNECT LAYER WITH A PLURALITY OF LAYOUT REGIONS HAVING SUBSTANTIALLY UNIFORM DENSITIES OF ACTIVE INTERCONNECTS AND DUMMY FILLS
|
|
|
Assignee
|
|
|
|
|
| 1110 AMERICAN PARKWAY NE |
| ALLENTOWN, PENNSYLVANIA 18109 |
|
|
Correspondence name and address
|
| |
PATRICIA LOTT
|
| |
400 CONNELL DRIVE
|
| |
BERKELEY HEIGHTS, NJ 07922
|
Search Results as of:
05/03/2024 11:26 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
| 
