Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 021953/0059 | |
| Pages: | 5 |
| | Recorded: | 12/10/2008 | | |
| Attorney Dkt #: | 068354.2074 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2010
|
Application #:
|
12331542
|
Filing Dt:
|
12/10/2008
|
|
Publication #:
|
|
Pub Dt:
|
05/14/2009
| | | | |
|
Title:
|
METHOD FOR PROGRAMMING AND ERASING AN ARRAY OF NMOS EEPROM CELLS THAT MINIMIZES BIT DISTURBANCES AND VOLTAGE WITHSTAND REQUIREMENTS FOR THE MEMORY ARRAY AND SUPPORTING CIRCUITS
|
|
|
Assignee
|
|
|
|
|
| 2355 WEST CHANDLER BLVD. |
| CHANDLER, ARIZONA 85224-6199 |
|
|
Correspondence name and address
|
| |
BAKER BOTTS, LLP
|
| |
910 LOUISIANA
|
| |
HOUSTON, TX 77002-4995
|
Search Results as of:
05/22/2024 07:51 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
