Total properties:
300
Page
2
of
4
Pages:
1 2 3 4
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2008
|
Application #:
|
10407463
|
Filing Dt:
|
04/07/2003
|
Publication #:
|
|
Pub Dt:
|
12/04/2003
| | | | |
Title:
|
ELECTROSTATIC-BREAKDOWN-PREVENTIVE AND PROTECTIVE CIRCUIT FOR SEMICONDUCTOR-DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2004
|
Application #:
|
10411084
|
Filing Dt:
|
04/11/2003
|
Publication #:
|
|
Pub Dt:
|
01/22/2004
| | | | |
Title:
|
METHOD FOR MANUFACTURING NONVOLATILE SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2005
|
Application #:
|
10411098
|
Filing Dt:
|
04/11/2003
|
Publication #:
|
|
Pub Dt:
|
12/25/2003
| | | | |
Title:
|
METHOD FOR MANUFACTURING A MOS TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2004
|
Application #:
|
10420743
|
Filing Dt:
|
04/23/2003
|
Publication #:
|
|
Pub Dt:
|
04/15/2004
| | | | |
Title:
|
WRONG OPERATION PREVENTING CIRCUIT IN SEMICONDUCTOR UNIT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2005
|
Application #:
|
10421827
|
Filing Dt:
|
04/24/2003
|
Publication #:
|
|
Pub Dt:
|
12/04/2003
| | | | |
Title:
|
SEMICONDUCTOR SOCKET AND METHOD OF REPLACEMENT OF ITS PROBES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2004
|
Application #:
|
10421851
|
Filing Dt:
|
04/24/2003
|
Publication #:
|
|
Pub Dt:
|
04/15/2004
| | | | |
Title:
|
METHOD OF ANALYZING COMPOSITION DEPTH PROFILE OF SOLID SURFACE LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2004
|
Application #:
|
10421853
|
Filing Dt:
|
04/24/2003
|
Publication #:
|
|
Pub Dt:
|
03/11/2004
| | | | |
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2004
|
Application #:
|
10421861
|
Filing Dt:
|
04/24/2003
|
Publication #:
|
|
Pub Dt:
|
05/20/2004
| | | | |
Title:
|
CAPACITANCE ADJUSTING CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2004
|
Application #:
|
10421862
|
Filing Dt:
|
04/24/2003
|
Publication #:
|
|
Pub Dt:
|
12/04/2003
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING SEMICONDUCTOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2005
|
Application #:
|
10421869
|
Filing Dt:
|
04/24/2003
|
Publication #:
|
|
Pub Dt:
|
03/11/2004
| | | | |
Title:
|
VOLTAGE GENERATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2004
|
Application #:
|
10421911
|
Filing Dt:
|
04/24/2003
|
Publication #:
|
|
Pub Dt:
|
03/11/2004
| | | | |
Title:
|
ADDRESS SELECTION CIRCUIT AND SEMICONDUCTOR MEMORY DEVICE WITH SYNCHRONOUS AND ASYNCHRONOUS ADDRESS SIGNAL PATHS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2004
|
Application #:
|
10422909
|
Filing Dt:
|
04/25/2003
|
Publication #:
|
|
Pub Dt:
|
10/28/2004
| | | | |
Title:
|
MULTILAYER ANALOG INTERCONNECTING LINE LAYOUT FOR A MIXED-SIGNAL INTEGRATED CIRCUIT
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10424869
|
Filing Dt:
|
04/29/2003
|
Publication #:
|
|
Pub Dt:
|
12/25/2003
| | | | |
Title:
|
Limiting amplifier with a power detection circuit
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2005
|
Application #:
|
10425593
|
Filing Dt:
|
04/30/2003
|
Publication #:
|
|
Pub Dt:
|
05/27/2004
| | | | |
Title:
|
METHOD OF FABRICATING A SEMICONDUCTOR INTEGRATED CIRCUIT INCLUDING A CAPACITOR FORMED ON A SINGLE INSULATING SUBSTRATE LAYER HAVING LOWER BORON DOSE IN THE VICINITY OF THE SURFACE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2008
|
Application #:
|
10425617
|
Filing Dt:
|
04/30/2003
|
Publication #:
|
|
Pub Dt:
|
06/03/2004
| | | | |
Title:
|
MODULATION METHOD AND CIRCUIT FOR TIME DIVISION MULTIPLE ACCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2005
|
Application #:
|
10425875
|
Filing Dt:
|
04/30/2003
|
Publication #:
|
|
Pub Dt:
|
03/25/2004
| | | | |
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2004
|
Application #:
|
10425956
|
Filing Dt:
|
04/30/2003
|
Publication #:
|
|
Pub Dt:
|
04/15/2004
| | | | |
Title:
|
SOI MOSFET DEVICE HAVING SECOND GATE ELECTRODES FOR THRESHOLD VOLTAGE CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2005
|
Application #:
|
10441040
|
Filing Dt:
|
05/20/2003
|
Publication #:
|
|
Pub Dt:
|
04/22/2004
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND FABRICATION METHOD WITH ETCH STOP FILM BELOW ACTIVE LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2006
|
Application #:
|
10444129
|
Filing Dt:
|
05/23/2003
|
Publication #:
|
|
Pub Dt:
|
11/27/2003
| | | | |
Title:
|
TEST PATTERN FOR TESTING CONTACT RESISTANCE OF A SUBJECT VIAHOLE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2007
|
Application #:
|
10444130
|
Filing Dt:
|
05/23/2003
|
Publication #:
|
|
Pub Dt:
|
04/22/2004
| | | | |
Title:
|
FREQUENCY MODULATING DEVICE OF AN INTEGRATED CIRCUIT AND A METHOD OF MEASURING MODULATED FREQUENCY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2004
|
Application #:
|
10446077
|
Filing Dt:
|
05/28/2003
|
Publication #:
|
|
Pub Dt:
|
12/04/2003
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD FOR TESTING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2007
|
Application #:
|
10446078
|
Filing Dt:
|
05/28/2003
|
Publication #:
|
|
Pub Dt:
|
04/08/2004
| | | | |
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2005
|
Application #:
|
10446928
|
Filing Dt:
|
05/29/2003
|
Publication #:
|
|
Pub Dt:
|
04/29/2004
| | | | |
Title:
|
SILICON OXIDE FILM EVALUATION METHOD AND SEMICONDUCTOR DEVICE FABRICATION METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2005
|
Application #:
|
10449492
|
Filing Dt:
|
06/02/2003
|
Publication #:
|
|
Pub Dt:
|
01/22/2004
| | | | |
Title:
|
SEMICONDUCTOR MANUFACTURING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2004
|
Application #:
|
10452297
|
Filing Dt:
|
06/03/2003
|
Publication #:
|
|
Pub Dt:
|
04/15/2004
| | | | |
Title:
|
COF TAPE CARRIER, SEMICONDUCTOR ELEMENT, COF SEMICONDUCTOR DEVICE, AND METHOD FOR MANUFACTURING OF COF SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2005
|
Application #:
|
10453484
|
Filing Dt:
|
06/04/2003
|
Publication #:
|
|
Pub Dt:
|
04/01/2004
| | | | |
Title:
|
FERROELECTRIC MEMORY WITH READ-ONLY MEMORY CELLS, AND FABRICATION METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2007
|
Application #:
|
10456528
|
Filing Dt:
|
06/09/2003
|
Publication #:
|
|
Pub Dt:
|
12/18/2003
| | | | |
Title:
|
METHOD AND APPARATUS FOR GENERATING A FREQUENCY CONTROL SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2005
|
Application #:
|
10456781
|
Filing Dt:
|
06/09/2003
|
Publication #:
|
|
Pub Dt:
|
05/20/2004
| | | | |
Title:
|
CLOCK SWITCHING CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2005
|
Application #:
|
10458187
|
Filing Dt:
|
06/11/2003
|
Publication #:
|
|
Pub Dt:
|
07/22/2004
| | | | |
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2005
|
Application #:
|
10458584
|
Filing Dt:
|
06/11/2003
|
Publication #:
|
|
Pub Dt:
|
12/11/2003
| | | | |
Title:
|
OPTICAL DEVICE, OPTICAL DEVICE MOUNTING METHOD, AND OPTICAL MODULE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2005
|
Application #:
|
10458750
|
Filing Dt:
|
06/11/2003
|
Publication #:
|
|
Pub Dt:
|
03/04/2004
| | | | |
Title:
|
FREQUENCY MODULATION CORRECTOR KEEPING A GOOD OSCILLATING SIGNAL QUALITY AND SUPPRESSING DEPENDABILITY OF A MODULATION DEGREE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2006
|
Application #:
|
10459549
|
Filing Dt:
|
06/12/2003
|
Publication #:
|
|
Pub Dt:
|
03/04/2004
| | | | |
Title:
|
OPTICAL SENSOR UNIT FOR MEASURING CURRENT AND VOLTAGE OF HIGH FREQUENCY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2007
|
Application #:
|
10462617
|
Filing Dt:
|
06/17/2003
|
Publication #:
|
|
Pub Dt:
|
12/18/2003
| | | | |
Title:
|
RECEIVER AND METHOD FOR GENERATING A CONTROL SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2005
|
Application #:
|
10464539
|
Filing Dt:
|
06/19/2003
|
Publication #:
|
|
Pub Dt:
|
08/12/2004
| | | | |
Title:
|
HIGH-SPEED CROSS-COUPLED SENSE AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2006
|
Application #:
|
10464652
|
Filing Dt:
|
06/19/2003
|
Publication #:
|
|
Pub Dt:
|
08/12/2004
| | | | |
Title:
|
METHOD OF TREATING LONG FILE NAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2006
|
Application #:
|
10465696
|
Filing Dt:
|
06/20/2003
|
Publication #:
|
|
Pub Dt:
|
06/03/2004
| | | | |
Title:
|
FIELD MEMORY HAVING A LINE MEMORY IN A MEMORY CELL ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2005
|
Application #:
|
10465764
|
Filing Dt:
|
06/20/2003
|
Publication #:
|
|
Pub Dt:
|
07/01/2004
| | | | |
Title:
|
INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2005
|
Application #:
|
10465871
|
Filing Dt:
|
06/20/2003
|
Publication #:
|
|
Pub Dt:
|
07/22/2004
| | | | |
Title:
|
OUTPUT CIRCUIT OF SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2004
|
Application #:
|
10600827
|
Filing Dt:
|
06/23/2003
|
Publication #:
|
|
Pub Dt:
|
04/22/2004
| | | | |
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2004
|
Application #:
|
10606792
|
Filing Dt:
|
06/27/2003
|
Publication #:
|
|
Pub Dt:
|
04/29/2004
| | | | |
Title:
|
METHOD OF FABRICATING A SEMICONDUCTOR DEVICE INCLUDING A TUNNEL OXIDE FILM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2007
|
Application #:
|
10606923
|
Filing Dt:
|
06/27/2003
|
Publication #:
|
|
Pub Dt:
|
04/22/2004
| | | | |
Title:
|
SYNCHRONIZATION ERROR DETECTION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2005
|
Application #:
|
10616996
|
Filing Dt:
|
07/11/2003
|
Publication #:
|
|
Pub Dt:
|
04/15/2004
| | | | |
Title:
|
METHOD OF MANUFACTURING A SEMICONDUCTOR ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2005
|
Application #:
|
10618601
|
Filing Dt:
|
07/15/2003
|
Publication #:
|
|
Pub Dt:
|
07/22/2004
| | | | |
Title:
|
NEGATIVE FEEDBACK AMPLIFIER WITH ELECTROSTATIC DISCHARGE PROTECTION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2005
|
Application #:
|
10618661
|
Filing Dt:
|
07/15/2003
|
Publication #:
|
|
Pub Dt:
|
01/22/2004
| | | | |
Title:
|
METHOD OF MEASURING DEFOCUSING AND METHOD OF OBTAINING CORRECT FOCUSING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2006
|
Application #:
|
10619508
|
Filing Dt:
|
07/16/2003
|
Publication #:
|
|
Pub Dt:
|
09/09/2004
| | | | |
Title:
|
MUSIC PLAYBACK UNIT AND METHOD FOR CORRECTING MUSICAL SCORE DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2005
|
Application #:
|
10621368
|
Filing Dt:
|
07/18/2003
|
Publication #:
|
|
Pub Dt:
|
04/01/2004
| | | | |
Title:
|
VOLTAGE LEVEL SHIFTING CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2008
|
Application #:
|
10622780
|
Filing Dt:
|
07/21/2003
|
Publication #:
|
|
Pub Dt:
|
08/05/2004
| | | | |
Title:
|
CIRCUIT FOR DETECTING ABNORMAL OPERATION OF MEMORY AND INTEGRATED CIRCUIT AND METHOD FOR DETECTIING ABNORMAL OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2006
|
Application #:
|
10623655
|
Filing Dt:
|
07/22/2003
|
Publication #:
|
|
Pub Dt:
|
09/23/2004
| | | | |
Title:
|
SEMICONDUCTOR APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2005
|
Application #:
|
10623748
|
Filing Dt:
|
07/22/2003
|
Publication #:
|
|
Pub Dt:
|
07/22/2004
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2006
|
Application #:
|
10626709
|
Filing Dt:
|
07/25/2003
|
Publication #:
|
|
Pub Dt:
|
08/05/2004
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING A WORD LINE DRIVE CIRCUIT AND A DUMMY WORD LINE DRIVE CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2005
|
Application #:
|
10627734
|
Filing Dt:
|
07/28/2003
|
Publication #:
|
|
Pub Dt:
|
01/29/2004
| | | | |
Title:
|
METHOD FOR ESTIMATING REMAINING FILM THICKNESS DISTRIBUTION, METHOD FOR DESIGNING PATTERNING MASK USING THE METHOD FOR ESTIMATING REMAINING FILM THICKNESS DISTRIBUTION, AND METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICES BY USING PATTERNING MASK DESIGNED BY USING TH
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2005
|
Application #:
|
10627948
|
Filing Dt:
|
07/28/2003
|
Publication #:
|
|
Pub Dt:
|
10/14/2004
| | | | |
Title:
|
WIRING STRUCTURE HAVING A SLIT DUMMY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2005
|
Application #:
|
10628381
|
Filing Dt:
|
07/29/2003
|
Publication #:
|
|
Pub Dt:
|
04/15/2004
| | | | |
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE USING FLEXIBLE TUBE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2005
|
Application #:
|
10628436
|
Filing Dt:
|
07/29/2003
|
Publication #:
|
|
Pub Dt:
|
02/05/2004
| | | | |
Title:
|
IMAGE PROCESSING APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2005
|
Application #:
|
10630843
|
Filing Dt:
|
07/31/2003
|
Publication #:
|
|
Pub Dt:
|
03/18/2004
| | | | |
Title:
|
BALL ELECTRODE FORMING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2004
|
Application #:
|
10630869
|
Filing Dt:
|
07/31/2003
|
Publication #:
|
|
Pub Dt:
|
07/01/2004
| | | | |
Title:
|
METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2005
|
Application #:
|
10630934
|
Filing Dt:
|
07/31/2003
|
Publication #:
|
|
Pub Dt:
|
05/20/2004
| | | | |
Title:
|
MANUFACTURING METHOD FOR SEMICONDUCTOR DEVICE HAVING A T-TYPE GATE ELECTRODE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2006
|
Application #:
|
10631723
|
Filing Dt:
|
08/01/2003
|
Publication #:
|
|
Pub Dt:
|
02/12/2004
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH SIGNAL LINE HAVING DECREASED CHARACTERISTIC IMPEDANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2007
|
Application #:
|
10634851
|
Filing Dt:
|
08/06/2003
|
Publication #:
|
|
Pub Dt:
|
05/06/2004
| | | | |
Title:
|
SEMICONDUCTOR DEVICE FABRICATION METHOD USING OXYGEN ION IMPLANTATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2006
|
Application #:
|
10635007
|
Filing Dt:
|
08/06/2003
|
Publication #:
|
|
Pub Dt:
|
08/05/2004
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING A TEST CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2004
|
Application #:
|
10638304
|
Filing Dt:
|
08/12/2003
|
Publication #:
|
|
Pub Dt:
|
06/10/2004
| | | | |
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT WITH SLEEP MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2008
|
Application #:
|
10639633
|
Filing Dt:
|
08/13/2003
|
Publication #:
|
|
Pub Dt:
|
02/19/2004
| | | | |
Title:
|
MULTI CHIP PACKAGE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10641013
|
Filing Dt:
|
08/15/2003
|
Publication #:
|
|
Pub Dt:
|
02/26/2004
| | | | |
Title:
|
Method for treating an organic gas
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2009
|
Application #:
|
10642735
|
Filing Dt:
|
08/19/2003
|
Publication #:
|
|
Pub Dt:
|
02/26/2004
| | | | |
Title:
|
ARITHMETIC UNIT AND METHOD FOR DATA STORAGE AND READING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2007
|
Application #:
|
10643875
|
Filing Dt:
|
08/20/2003
|
Publication #:
|
|
Pub Dt:
|
08/12/2004
| | | | |
Title:
|
DATA PROCESSING APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2006
|
Application #:
|
10643903
|
Filing Dt:
|
08/20/2003
|
Publication #:
|
|
Pub Dt:
|
03/04/2004
| | | | |
Title:
|
MOUNTING METHOD FOR OPTICAL MEMBER AND OPTICAL MODULE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2006
|
Application #:
|
10647306
|
Filing Dt:
|
08/26/2003
|
Publication #:
|
|
Pub Dt:
|
05/27/2004
| | | | |
Title:
|
EFFICIENTLY TESTABLE DISPLAY DRIVING CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2006
|
Application #:
|
10647307
|
Filing Dt:
|
08/26/2003
|
Publication #:
|
|
Pub Dt:
|
03/04/2004
| | | | |
Title:
|
INTEGRATED CIRCUIT DEVICE TO GENERATE A CLOCK OF A SUITABLE FREQUENCY FOR OPERATING A PERIPHERAL DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2006
|
Application #:
|
10647378
|
Filing Dt:
|
08/26/2003
|
Publication #:
|
|
Pub Dt:
|
03/04/2004
| | | | |
Title:
|
TEST CIRCUIT PROVIDED WITH BUILT-IN SELF TEST FUNCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2005
|
Application #:
|
10648343
|
Filing Dt:
|
08/27/2003
|
Publication #:
|
|
Pub Dt:
|
03/04/2004
| | | | |
Title:
|
METHOD OF MEASURING CONTACT RESISTANCE OF PROBE AND METHOD OF TESTING SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2007
|
Application #:
|
10648373
|
Filing Dt:
|
08/27/2003
|
Publication #:
|
|
Pub Dt:
|
04/07/2005
| | | | |
Title:
|
ADDER, MULTIPLIER AND INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2005
|
Application #:
|
10648376
|
Filing Dt:
|
08/27/2003
|
Publication #:
|
|
Pub Dt:
|
03/04/2004
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2006
|
Application #:
|
10648784
|
Filing Dt:
|
08/27/2003
|
Publication #:
|
|
Pub Dt:
|
04/15/2004
| | | | |
Title:
|
LSI DEVICE HAVING CORE AND INTERFACE REGIONS WITH SOI LAYERS OF DIFFERENT THINKCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2007
|
Application #:
|
10649765
|
Filing Dt:
|
08/28/2003
|
Publication #:
|
|
Pub Dt:
|
03/11/2004
| | | | |
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT WITH A TEST CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2007
|
Application #:
|
10649931
|
Filing Dt:
|
08/28/2003
|
Publication #:
|
|
Pub Dt:
|
04/22/2004
| | | | |
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2004
|
Application #:
|
10654904
|
Filing Dt:
|
09/05/2003
|
Publication #:
|
|
Pub Dt:
|
06/03/2004
| | | | |
Title:
|
SEMICONDUCTOR MEMORY AND WRITING METHOD AND READING METHOD FOR THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2007
|
Application #:
|
10660490
|
Filing Dt:
|
09/12/2003
|
Publication #:
|
|
Pub Dt:
|
04/15/2004
| | | | |
Title:
|
SEMICONDUCTOR SUBSTRATE SURFACE PROTECTION METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2009
|
Application #:
|
10663977
|
Filing Dt:
|
09/17/2003
|
Publication #:
|
|
Pub Dt:
|
07/08/2004
| | | | |
Title:
|
INTERFACE CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2006
|
Application #:
|
10665617
|
Filing Dt:
|
09/22/2003
|
Publication #:
|
|
Pub Dt:
|
06/17/2004
| | | | |
Title:
|
DATA REWRITING METHOD FOR FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2006
|
Application #:
|
10667511
|
Filing Dt:
|
09/23/2003
|
Publication #:
|
|
Pub Dt:
|
04/01/2004
| | | | |
Title:
|
METHOD OF FORMING DUMMY WAFER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2005
|
Application #:
|
10668331
|
Filing Dt:
|
09/24/2003
|
Publication #:
|
|
Pub Dt:
|
09/23/2004
| | | | |
Title:
|
TEMPERATURE DETECTION FROM DIFFERENCES IN OFF LEAK CURRENTS OF NMOS AND PMOS TRANSISTORS ON CPU CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2005
|
Application #:
|
10668961
|
Filing Dt:
|
09/24/2003
|
Publication #:
|
|
Pub Dt:
|
09/23/2004
| | | | |
Title:
|
Semiconductor device having security technology
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2005
|
Application #:
|
10669256
|
Filing Dt:
|
09/25/2003
|
Publication #:
|
|
Pub Dt:
|
07/08/2004
| | | | |
Title:
|
LSI TEST PROGRAM PROTECTION METHOD AND LSI TEST METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2005
|
Application #:
|
10669257
|
Filing Dt:
|
09/25/2003
|
Publication #:
|
|
Pub Dt:
|
06/10/2004
| | | | |
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT HAVING UNIT CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2005
|
Application #:
|
10669532
|
Filing Dt:
|
09/25/2003
|
Publication #:
|
|
Pub Dt:
|
04/01/2004
| | | | |
Title:
|
RAPIDLY TESTABLE SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2005
|
Application #:
|
10670220
|
Filing Dt:
|
09/26/2003
|
Publication #:
|
|
Pub Dt:
|
04/01/2004
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2006
|
Application #:
|
10670224
|
Filing Dt:
|
09/26/2003
|
Publication #:
|
|
Pub Dt:
|
03/23/2006
| | | | |
Title:
|
BIAS CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2005
|
Application #:
|
10670349
|
Filing Dt:
|
09/26/2003
|
Publication #:
|
|
Pub Dt:
|
04/01/2004
| | | | |
Title:
|
MULTI-CHIP PACKAGE DEVICE INCLUDING A SEMICONDUCTOR MEMORY CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2005
|
Application #:
|
10670516
|
Filing Dt:
|
09/26/2003
|
Publication #:
|
|
Pub Dt:
|
04/01/2004
| | | | |
Title:
|
A PHASE LOCKED LOOP CIRCUIT WITH AN UNLOCK DETECTION CIRCUIT AND A SWITCH
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2005
|
Application #:
|
10670719
|
Filing Dt:
|
09/26/2003
|
Publication #:
|
|
Pub Dt:
|
05/06/2004
| | | | |
Title:
|
METHOD OF FORMING A SEMICONDUCTOR LASER CHIP HAVING A MARKER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2006
|
Application #:
|
10670725
|
Filing Dt:
|
09/26/2003
|
Publication #:
|
|
Pub Dt:
|
04/01/2004
| | | | |
Title:
|
PHOTORESIST APPLYING DEVICE AND APPLYING METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2009
|
Application #:
|
10670773
|
Filing Dt:
|
09/26/2003
|
Publication #:
|
|
Pub Dt:
|
07/22/2004
| | | | |
Title:
|
SUBSTRATE VOLTAGE GENERATING CIRCUIT WITH IMPROVED LEVEL SHIFT CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2006
|
Application #:
|
10671427
|
Filing Dt:
|
09/26/2003
|
Publication #:
|
|
Pub Dt:
|
05/12/2005
| | | | |
Title:
|
ACCELERATION SENSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2005
|
Application #:
|
10672277
|
Filing Dt:
|
09/26/2003
|
Publication #:
|
|
Pub Dt:
|
05/20/2004
| | | | |
Title:
|
SWITCH CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/2004
|
Application #:
|
10673226
|
Filing Dt:
|
09/30/2003
|
Publication #:
|
|
Pub Dt:
|
07/08/2004
| | | | |
Title:
|
HIGH-VOLTAGE DETECTING CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2005
|
Application #:
|
10673429
|
Filing Dt:
|
09/30/2003
|
Publication #:
|
|
Pub Dt:
|
06/10/2004
| | | | |
Title:
|
METHOD OF FORMING DEVICE ISOLATION TRENCH
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2006
|
Application #:
|
10673572
|
Filing Dt:
|
09/30/2003
|
Publication #:
|
|
Pub Dt:
|
05/13/2004
| | | | |
Title:
|
PHOTOMASK AND METHOD FOR EXPOSING CHIP PATTERN
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2006
|
Application #:
|
10673676
|
Filing Dt:
|
09/30/2003
|
Publication #:
|
|
Pub Dt:
|
07/22/2004
| | | | |
Title:
|
OPTIMIZATION METHOD OF APERTURE TYPE OF PROJECTION ALIGNER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2007
|
Application #:
|
10674378
|
Filing Dt:
|
10/01/2003
|
Publication #:
|
|
Pub Dt:
|
06/10/2004
| | | | |
Title:
|
SCAN TEST CIRCUIT WITH RESET CONTROL CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2009
|
Application #:
|
10676071
|
Filing Dt:
|
10/02/2003
|
Publication #:
|
|
Pub Dt:
|
07/15/2004
| | | | |
Title:
|
SEMICONDUCTOR DEVICE
|
|